R. Joshi, W. Hwang, S.C. Wilson, G. Shahidi, C. Chuang
{"title":"在1.8 V, 0.25 /spl mu/m SOI技术下高性能动态寄存器文件的频率依赖行为","authors":"R. Joshi, W. Hwang, S.C. Wilson, G. Shahidi, C. Chuang","doi":"10.1109/SOI.1999.819862","DOIUrl":null,"url":null,"abstract":"Summary form only given. High performance register files are essential in fixed or floating point units of a high performance microprocessor. In this paper, the frequency dependent behavior of access time and pulse width of the dynamic register file and the circuit techniques to achieve robust operation in 1.8 V, 0.25 /spl mu/m partially depleted (PD) SOI technology are addressed.","PeriodicalId":117832,"journal":{"name":"1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Frequency dependent behavior of a high performance dynamic register file in 1.8 V, 0.25 /spl mu/m SOI technology\",\"authors\":\"R. Joshi, W. Hwang, S.C. Wilson, G. Shahidi, C. Chuang\",\"doi\":\"10.1109/SOI.1999.819862\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only given. High performance register files are essential in fixed or floating point units of a high performance microprocessor. In this paper, the frequency dependent behavior of access time and pulse width of the dynamic register file and the circuit techniques to achieve robust operation in 1.8 V, 0.25 /spl mu/m partially depleted (PD) SOI technology are addressed.\",\"PeriodicalId\":117832,\"journal\":{\"name\":\"1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.1999.819862\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1999.819862","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Frequency dependent behavior of a high performance dynamic register file in 1.8 V, 0.25 /spl mu/m SOI technology
Summary form only given. High performance register files are essential in fixed or floating point units of a high performance microprocessor. In this paper, the frequency dependent behavior of access time and pulse width of the dynamic register file and the circuit techniques to achieve robust operation in 1.8 V, 0.25 /spl mu/m partially depleted (PD) SOI technology are addressed.