用于实现低压轨对轨偏置补偿CMOS比较器的输入级

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI:10.1109/VLSI.2008.30

J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal

{"title":"用于实现低压轨对轨偏置补偿CMOS比较器的输入级","authors":"J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal","doi":"10.1109/VLSI.2008.30","DOIUrl":null,"url":null,"abstract":"A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators\",\"authors\":\"J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal\",\"doi\":\"10.1109/VLSI.2008.30\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.\",\"PeriodicalId\":143886,\"journal\":{\"name\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-01-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.2008.30\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st International Conference on VLSI Design (VLSID 2008)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.2008.30","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

介绍了一种具有可编程阈值电平和偏移补偿的轨对轨差分输入级。讨论了微分比较器和双微分比较器的实现应用。在MOSIS 0.5 μ m CMOS技术测试芯片上获得的实验结果表明，在1.5 V电源电压下，可以验证轨道到轨道的运行。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators

A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

21st International Conference on VLSI Design (VLSID 2008)

自引率

0.00%

发文量