用于实现低压轨对轨偏置补偿CMOS比较器的输入级

J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal
{"title":"用于实现低压轨对轨偏置补偿CMOS比较器的输入级","authors":"J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal","doi":"10.1109/VLSI.2008.30","DOIUrl":null,"url":null,"abstract":"A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators\",\"authors\":\"J. Ramírez-Angulo, L.M. Kalyani-Garimella, A. Garimella, S. Garimella, A. López-Martín, R. Carvajal\",\"doi\":\"10.1109/VLSI.2008.30\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.\",\"PeriodicalId\":143886,\"journal\":{\"name\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-01-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.2008.30\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st International Conference on VLSI Design (VLSID 2008)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.2008.30","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种具有可编程阈值电平和偏移补偿的轨对轨差分输入级。讨论了微分比较器和双微分比较器的实现应用。在MOSIS 0.5 μ m CMOS技术测试芯片上获得的实验结果表明,在1.5 V电源电压下,可以验证轨道到轨道的运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators
A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信