采用0.15/spl mu/m CMOS技术的自动调谐1.9GHz图像抑制前端

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. Pub Date : 2003-10-20 DOI:10.1109/ISSCC.2003.1234294

M. H. Koroglu, P. Allen

{"title":"采用0.15/spl mu/m CMOS技术的自动调谐1.9GHz图像抑制前端","authors":"M. H. Koroglu, P. Allen","doi":"10.1109/ISSCC.2003.1234294","DOIUrl":null,"url":null,"abstract":"A 1.9GHz front-end consists of an LNA, an image-reject notch filter with automatic frequency and Q tuning circuits, and a down-conversion mixer. Implemented in a 0.15/spl mu/m CMOS process, the 0.45mm/sup 2/ front-end achieves 5.4dB noise figure, -12dBm IIP3 and consumes 19mW from 1.5V supply.","PeriodicalId":171288,"journal":{"name":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-10-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 1.9GHz image-reject front-end with automatic tuning in a 0.15/spl mu/m CMOS technology\",\"authors\":\"M. H. Koroglu, P. Allen\",\"doi\":\"10.1109/ISSCC.2003.1234294\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 1.9GHz front-end consists of an LNA, an image-reject notch filter with automatic frequency and Q tuning circuits, and a down-conversion mixer. Implemented in a 0.15/spl mu/m CMOS process, the 0.45mm/sup 2/ front-end achieves 5.4dB noise figure, -12dBm IIP3 and consumes 19mW from 1.5V supply.\",\"PeriodicalId\":171288,\"journal\":{\"name\":\"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-10-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2003.1234294\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2003.1234294","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 10

摘要

1.9GHz前端由LNA、带自动频率和Q调谐电路的图像抑制陷波滤波器和下变频混频器组成。在0.15/spl mu/m CMOS工艺中实现，0.45mm/sup /前端实现5.4dB噪声系数，-12dBm IIP3, 1.5V电源消耗19mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1.9GHz image-reject front-end with automatic tuning in a 0.15/spl mu/m CMOS technology

A 1.9GHz front-end consists of an LNA, an image-reject notch filter with automatic frequency and Q tuning circuits, and a down-conversion mixer. Implemented in a 0.15/spl mu/m CMOS process, the 0.45mm/sup 2/ front-end achieves 5.4dB noise figure, -12dBm IIP3 and consumes 19mW from 1.5V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.

自引率

0.00%

发文量