抗辐射64k / 256k EEPROM技术

D. Williams, D. Adams, R. Bishop, M. Knoll, J. Murray, R. McClintock
{"title":"抗辐射64k / 256k EEPROM技术","authors":"D. Williams, D. Adams, R. Bishop, M. Knoll, J. Murray, R. McClintock","doi":"10.1109/NVMT.1996.534671","DOIUrl":null,"url":null,"abstract":"This paper summarizes the status of 64 K and 256 K radiation hardened EEPROM devices that are being produced for space and strategic applications at Northrop Grumman Corporation. These devices use Silicon-Oxide-Nitride-Oxide-Semiconductor (SONOS) technology which provides improved total dose radiation hardness over floating gate devices. Circuit design techniques provide good resistance to single event and transient radiation effects. Several CMOS/SONOS devices are being produced including an 8 K/spl times/8 EEPROM, a 32 K/spl times/8 EEPROM (in development), plus mixed mode ASICs. This technology has been demonstrated to have better than 10 year retention at 80/spl deg/C after 10/sup 4/ programming cycles. The EEPROMs utilize a radiation hardened CMOS process technology currently specified at 300 Krad(Si) total dose hardness. Both n-channel and p-channel SONOS memory transistors are currently in use, but the EEPROMs are based on n-channel SONOS.","PeriodicalId":391958,"journal":{"name":"Proceedings of Nonvolatile Memory Technology Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Radiation hardened 64 K/256 K EEPROM technology\",\"authors\":\"D. Williams, D. Adams, R. Bishop, M. Knoll, J. Murray, R. McClintock\",\"doi\":\"10.1109/NVMT.1996.534671\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper summarizes the status of 64 K and 256 K radiation hardened EEPROM devices that are being produced for space and strategic applications at Northrop Grumman Corporation. These devices use Silicon-Oxide-Nitride-Oxide-Semiconductor (SONOS) technology which provides improved total dose radiation hardness over floating gate devices. Circuit design techniques provide good resistance to single event and transient radiation effects. Several CMOS/SONOS devices are being produced including an 8 K/spl times/8 EEPROM, a 32 K/spl times/8 EEPROM (in development), plus mixed mode ASICs. This technology has been demonstrated to have better than 10 year retention at 80/spl deg/C after 10/sup 4/ programming cycles. The EEPROMs utilize a radiation hardened CMOS process technology currently specified at 300 Krad(Si) total dose hardness. Both n-channel and p-channel SONOS memory transistors are currently in use, but the EEPROMs are based on n-channel SONOS.\",\"PeriodicalId\":391958,\"journal\":{\"name\":\"Proceedings of Nonvolatile Memory Technology Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Nonvolatile Memory Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NVMT.1996.534671\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Nonvolatile Memory Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMT.1996.534671","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

本文总结了诺斯罗普·格鲁曼公司正在生产的用于空间和战略应用的64k和256k辐射硬化EEPROM器件的现状。这些器件采用二氧化硅-氮化物-氧化物半导体(SONOS)技术,与浮栅器件相比,该技术提供了更高的总剂量辐射硬度。电路设计技术提供了良好的抗单事件和瞬态辐射效应。几种CMOS/SONOS器件正在生产,包括8 K/spl倍/8 EEPROM, 32 K/spl倍/8 EEPROM(正在开发中),以及混合模式asic。经过10次/sup / 4/编程周期后,该技术在80/spl°C下的保留率超过10年。eeprom采用辐射硬化CMOS工艺技术,目前指定的总剂量硬度为300克拉(Si)。n通道和p通道SONOS存储器晶体管目前都在使用,但eeprom是基于n通道SONOS的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Radiation hardened 64 K/256 K EEPROM technology
This paper summarizes the status of 64 K and 256 K radiation hardened EEPROM devices that are being produced for space and strategic applications at Northrop Grumman Corporation. These devices use Silicon-Oxide-Nitride-Oxide-Semiconductor (SONOS) technology which provides improved total dose radiation hardness over floating gate devices. Circuit design techniques provide good resistance to single event and transient radiation effects. Several CMOS/SONOS devices are being produced including an 8 K/spl times/8 EEPROM, a 32 K/spl times/8 EEPROM (in development), plus mixed mode ASICs. This technology has been demonstrated to have better than 10 year retention at 80/spl deg/C after 10/sup 4/ programming cycles. The EEPROMs utilize a radiation hardened CMOS process technology currently specified at 300 Krad(Si) total dose hardness. Both n-channel and p-channel SONOS memory transistors are currently in use, but the EEPROMs are based on n-channel SONOS.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信