一种14b, 0.1ps分辨率的45纳米CMOS粗精细时间-数字转换器

2014 IEEE Dallas Circuits and Systems Conference (DCAS) Pub Date : 2014-11-24 DOI:10.1109/DCAS.2014.6965319

Huihua Huang, C. Sechen

{"title":"一种14b, 0.1ps分辨率的45纳米CMOS粗精细时间-数字转换器","authors":"Huihua Huang, C. Sechen","doi":"10.1109/DCAS.2014.6965319","DOIUrl":null,"url":null,"abstract":"A 14-b, 0.1ps resolution interpolating coarse - fine Time-to-Digital Converter (TDC) has been developed in 45nm CMOS technology. It is based on an asynchronous buffer delay line and an RC delay line. A lookup-table (LUT) based calibration scheme was developed to correct non-linearities due to PVT variations.","PeriodicalId":138665,"journal":{"name":"2014 IEEE Dallas Circuits and Systems Conference (DCAS)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 14-b, 0.1ps resolution coarse-fine time-to-digital converter in 45 nm CMOS\",\"authors\":\"Huihua Huang, C. Sechen\",\"doi\":\"10.1109/DCAS.2014.6965319\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 14-b, 0.1ps resolution interpolating coarse - fine Time-to-Digital Converter (TDC) has been developed in 45nm CMOS technology. It is based on an asynchronous buffer delay line and an RC delay line. A lookup-table (LUT) based calibration scheme was developed to correct non-linearities due to PVT variations.\",\"PeriodicalId\":138665,\"journal\":{\"name\":\"2014 IEEE Dallas Circuits and Systems Conference (DCAS)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-11-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Dallas Circuits and Systems Conference (DCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCAS.2014.6965319\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Dallas Circuits and Systems Conference (DCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCAS.2014.6965319","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

研制了一种14b、0.1ps分辨率内插粗-细时间-数字转换器(TDC)。它是基于异步缓冲延迟线和RC延迟线。提出了一种基于查找表(LUT)的校正方案来校正PVT变化引起的非线性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 14-b, 0.1ps resolution coarse-fine time-to-digital converter in 45 nm CMOS

A 14-b, 0.1ps resolution interpolating coarse - fine Time-to-Digital Converter (TDC) has been developed in 45nm CMOS technology. It is based on an asynchronous buffer delay line and an RC delay line. A lookup-table (LUT) based calibration scheme was developed to correct non-linearities due to PVT variations.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2014 IEEE Dallas Circuits and Systems Conference (DCAS)

自引率

0.00%

发文量