H. Nobukata, S. Takagi, K. Hiraga, M. Miyashita, K. Kamimura, S. Hiramatsu, K. Sakai, T. Ishida, H. Arakawa, M. Itoh, I. Naiki, M. Noda
{"title":"具有优化脉冲宽度编程的144mb 8级NAND闪存","authors":"H. Nobukata, S. Takagi, K. Hiraga, M. Miyashita, K. Kamimura, S. Hiramatsu, K. Sakai, T. Ishida, H. Arakawa, M. Itoh, I. Naiki, M. Noda","doi":"10.1109/VLSIC.1999.797228","DOIUrl":null,"url":null,"abstract":"Recently, the demand for high density flash memory for mass storage applications has grown. The most effective approach to improve memory density is a multi-level cell, however, the precise Vth control, which is indispensable to the multi-level cell, leads to the decrease of programming throughput. We have developed a 144 Mb 8-level NAND flash memory with 0.5 MB/s programming throughput which is 1.7 times faster than the conventional simultaneous programming scheme used in NAND flash memory. This high throughput has been attained by optimized pulse width programming. This chip employs the compact latch layout, which four adjacent 3-bit latches share one unit of the read/verify control circuit.","PeriodicalId":433264,"journal":{"name":"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 144 Mb 8-level NAND flash memory with optimized pulse width programming\",\"authors\":\"H. Nobukata, S. Takagi, K. Hiraga, M. Miyashita, K. Kamimura, S. Hiramatsu, K. Sakai, T. Ishida, H. Arakawa, M. Itoh, I. Naiki, M. Noda\",\"doi\":\"10.1109/VLSIC.1999.797228\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Recently, the demand for high density flash memory for mass storage applications has grown. The most effective approach to improve memory density is a multi-level cell, however, the precise Vth control, which is indispensable to the multi-level cell, leads to the decrease of programming throughput. We have developed a 144 Mb 8-level NAND flash memory with 0.5 MB/s programming throughput which is 1.7 times faster than the conventional simultaneous programming scheme used in NAND flash memory. This high throughput has been attained by optimized pulse width programming. This chip employs the compact latch layout, which four adjacent 3-bit latches share one unit of the read/verify control circuit.\",\"PeriodicalId\":433264,\"journal\":{\"name\":\"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1999.797228\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1999.797228","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 144 Mb 8-level NAND flash memory with optimized pulse width programming
Recently, the demand for high density flash memory for mass storage applications has grown. The most effective approach to improve memory density is a multi-level cell, however, the precise Vth control, which is indispensable to the multi-level cell, leads to the decrease of programming throughput. We have developed a 144 Mb 8-level NAND flash memory with 0.5 MB/s programming throughput which is 1.7 times faster than the conventional simultaneous programming scheme used in NAND flash memory. This high throughput has been attained by optimized pulse width programming. This chip employs the compact latch layout, which four adjacent 3-bit latches share one unit of the read/verify control circuit.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
