R. Malik, Vipin Joshi, R. R. Chaudhuri, Mehak Ashraf Mir, Zubear Khan, Avinas N. Shaji, Madhura Bhattacharya, Anup T. Vitthal, M. Shrivastava
{"title":"AlGaN/GaN hemt中正栅极过驱动诱导空穴阱产生的特征及其对p-GaN栅极堆叠不稳定性的影响","authors":"R. Malik, Vipin Joshi, R. R. Chaudhuri, Mehak Ashraf Mir, Zubear Khan, Avinas N. Shaji, Madhura Bhattacharya, Anup T. Vitthal, M. Shrivastava","doi":"10.1109/IRPS48203.2023.10117793","DOIUrl":null,"url":null,"abstract":"In this work, we probe the physical mechanism responsible for V th and gate current instability in p-GaN Schottky gated AlGaN/GaN HEMTs. Devices exhibited a negative Vth shift accompanied by a distinct increase in gate current, followed by gate failure, when driven at positive gate over-drives. Temperature and frequency dependent CV analysis is carried out along with capacitive-DL TS measurements to probe and validate the physical mechanism responsible for the observed gate instabilities. Generation of hole traps with an energy level of 0.43e V, in response to gate bias stress is found to trigger gate instability, subsequently leading to device failure.","PeriodicalId":159030,"journal":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Signatures of Positive Gate Over-Drive Induced Hole Trap Generation and its Impact on p-GaN Gate Stack Instability in AlGaN/GaN HEMTs\",\"authors\":\"R. Malik, Vipin Joshi, R. R. Chaudhuri, Mehak Ashraf Mir, Zubear Khan, Avinas N. Shaji, Madhura Bhattacharya, Anup T. Vitthal, M. Shrivastava\",\"doi\":\"10.1109/IRPS48203.2023.10117793\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we probe the physical mechanism responsible for V th and gate current instability in p-GaN Schottky gated AlGaN/GaN HEMTs. Devices exhibited a negative Vth shift accompanied by a distinct increase in gate current, followed by gate failure, when driven at positive gate over-drives. Temperature and frequency dependent CV analysis is carried out along with capacitive-DL TS measurements to probe and validate the physical mechanism responsible for the observed gate instabilities. Generation of hole traps with an energy level of 0.43e V, in response to gate bias stress is found to trigger gate instability, subsequently leading to device failure.\",\"PeriodicalId\":159030,\"journal\":{\"name\":\"2023 IEEE International Reliability Physics Symposium (IRPS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE International Reliability Physics Symposium (IRPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRPS48203.2023.10117793\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS48203.2023.10117793","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Signatures of Positive Gate Over-Drive Induced Hole Trap Generation and its Impact on p-GaN Gate Stack Instability in AlGaN/GaN HEMTs
In this work, we probe the physical mechanism responsible for V th and gate current instability in p-GaN Schottky gated AlGaN/GaN HEMTs. Devices exhibited a negative Vth shift accompanied by a distinct increase in gate current, followed by gate failure, when driven at positive gate over-drives. Temperature and frequency dependent CV analysis is carried out along with capacitive-DL TS measurements to probe and validate the physical mechanism responsible for the observed gate instabilities. Generation of hole traps with an energy level of 0.43e V, in response to gate bias stress is found to trigger gate instability, subsequently leading to device failure.