用于令牌环局域网的16 MBPS适配器芯片

J. D. Blair, A. Correale, C. Cranford, D. A. Dombrowski, C.F. Erdelyi, C. R. Hoffman, J. L. Lamphere, K. W. Lang, J.K. Lee, M. Mullen, R.R. Norman, S.F. Oakland
{"title":"用于令牌环局域网的16 MBPS适配器芯片","authors":"J. D. Blair, A. Correale, C. Cranford, D. A. Dombrowski, C.F. Erdelyi, C. R. Hoffman, J. L. Lamphere, K. W. Lang, J.K. Lee, M. Mullen, R.R. Norman, S.F. Oakland","doi":"10.1109/ISSCC.1989.48239","DOIUrl":null,"url":null,"abstract":"An adaptor chip is described which is the result of a cost-reduction and function-enhancement project that yielded a single CMOS VLSI module capable of performing all major LAN (local area network) adapter functions and supporting a 16-Mb/s data rate. The chip when combined with external PROM and RAM modules, bus drivers, and discrete line interface components, forms a complete token-ring adapter. The protocol handler performs most bit- and byte-level functions required to implement the IEEE 802.5 protocol and contains rate machines which automatically perform frame-transmit and receive operations directly between the network and the adapter RAM. The design of the chip uses a mix of fully custom and standard cell approaches. Two process enhancements were employed in a standard digital process in order to achieve high-performance analog functions: a high-implant thin-oxide capacitor and a low-threshold n-channel transistor.<<ETX>>","PeriodicalId":385838,"journal":{"name":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","volume":"15 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 16 MBPS adapter chip for the token-ring local area network\",\"authors\":\"J. D. Blair, A. Correale, C. Cranford, D. A. Dombrowski, C.F. Erdelyi, C. R. Hoffman, J. L. Lamphere, K. W. Lang, J.K. Lee, M. Mullen, R.R. Norman, S.F. Oakland\",\"doi\":\"10.1109/ISSCC.1989.48239\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An adaptor chip is described which is the result of a cost-reduction and function-enhancement project that yielded a single CMOS VLSI module capable of performing all major LAN (local area network) adapter functions and supporting a 16-Mb/s data rate. The chip when combined with external PROM and RAM modules, bus drivers, and discrete line interface components, forms a complete token-ring adapter. The protocol handler performs most bit- and byte-level functions required to implement the IEEE 802.5 protocol and contains rate machines which automatically perform frame-transmit and receive operations directly between the network and the adapter RAM. The design of the chip uses a mix of fully custom and standard cell approaches. Two process enhancements were employed in a standard digital process in order to achieve high-performance analog functions: a high-implant thin-oxide capacitor and a low-threshold n-channel transistor.<<ETX>>\",\"PeriodicalId\":385838,\"journal\":{\"name\":\"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers\",\"volume\":\"15 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-02-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1989.48239\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1989.48239","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文描述了一种适配器芯片,它是一个降低成本和增强功能的项目的结果,该项目产生了一个单一的CMOS VLSI模块,能够执行所有主要的LAN(局域网)适配器功能并支持16mb /s的数据速率。该芯片与外部PROM和RAM模块、总线驱动程序和离散线接口组件相结合,形成一个完整的令牌环适配器。协议处理程序执行实现IEEE 802.5协议所需的大多数位和字节级功能,并包含直接在网络和适配器RAM之间自动执行帧传输和接收操作的速率机器。芯片的设计使用了完全定制和标准单元方法的混合。为了实现高性能模拟功能,在标准数字过程中采用了两种工艺增强:高植入物薄氧化物电容器和低阈值n通道晶体管。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 16 MBPS adapter chip for the token-ring local area network
An adaptor chip is described which is the result of a cost-reduction and function-enhancement project that yielded a single CMOS VLSI module capable of performing all major LAN (local area network) adapter functions and supporting a 16-Mb/s data rate. The chip when combined with external PROM and RAM modules, bus drivers, and discrete line interface components, forms a complete token-ring adapter. The protocol handler performs most bit- and byte-level functions required to implement the IEEE 802.5 protocol and contains rate machines which automatically perform frame-transmit and receive operations directly between the network and the adapter RAM. The design of the chip uses a mix of fully custom and standard cell approaches. Two process enhancements were employed in a standard digital process in order to achieve high-performance analog functions: a high-implant thin-oxide capacitor and a low-threshold n-channel transistor.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信