{"title":"双轨逻辑对DPA的鲁棒性评价","authors":"A. Razafindraibe, P. Maurine, M. Robert","doi":"10.1109/ICICDT.2006.220792","DOIUrl":null,"url":null,"abstract":"Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual rail logic is carried out. The result of this investigation is the formal identification of the design range in which dual rail logic can be considered as robust","PeriodicalId":447050,"journal":{"name":"2006 IEEE International Conference on IC Design and Technology","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Evaluation of the robustness of dual rail logic against DPA\",\"authors\":\"A. Razafindraibe, P. Maurine, M. Robert\",\"doi\":\"10.1109/ICICDT.2006.220792\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual rail logic is carried out. The result of this investigation is the formal identification of the design range in which dual rail logic can be considered as robust\",\"PeriodicalId\":447050,\"journal\":{\"name\":\"2006 IEEE International Conference on IC Design and Technology\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on IC Design and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2006.220792\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on IC Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2006.220792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Evaluation of the robustness of dual rail logic against DPA
Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual rail logic is carried out. The result of this investigation is the formal identification of the design range in which dual rail logic can be considered as robust
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
