一个1.2 V 10-b 100-MSamples/s A/D转换器在0.12/spl mu/m CMOS

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI:10.1109/VLSIC.2002.1015117

A. Blum, B. Engl, H. Eichfeld, R. Hagelauer, A. Abidi

{"title":"一个1.2 V 10-b 100-MSamples/s A/D转换器在0.12/spl mu/m CMOS","authors":"A. Blum, B. Engl, H. Eichfeld, R. Hagelauer, A. Abidi","doi":"10.1109/VLSIC.2002.1015117","DOIUrl":null,"url":null,"abstract":"A CMOS analog-to-digital converter (ADC) utilizing folding, averaging and distributed interpolation is described. Fabricated in a digital 0.12 /spl mu/m CMOS process, the ADC occupies 0.32 mm/sup 2/ while dissipating 140 mW from a single 1.2 V supply. The experimental results show that the converter achieves 55dB SNR at sampling frequencies up to 100MHz.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A 1.2 V 10-b 100-MSamples/s A/D converter in 0.12/spl mu/m CMOS\",\"authors\":\"A. Blum, B. Engl, H. Eichfeld, R. Hagelauer, A. Abidi\",\"doi\":\"10.1109/VLSIC.2002.1015117\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CMOS analog-to-digital converter (ADC) utilizing folding, averaging and distributed interpolation is described. Fabricated in a digital 0.12 /spl mu/m CMOS process, the ADC occupies 0.32 mm/sup 2/ while dissipating 140 mW from a single 1.2 V supply. The experimental results show that the converter achieves 55dB SNR at sampling frequencies up to 100MHz.\",\"PeriodicalId\":162493,\"journal\":{\"name\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2002.1015117\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015117","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 6

摘要

介绍了一种利用折叠、平均和分布插值的CMOS模数转换器(ADC)。采用数字0.12 /spl mu/m CMOS工艺制造，ADC占用0.32 mm/sup 2/，同时从单个1.2 V电源消耗140 mW。实验结果表明，该变换器在100MHz采样频率下信噪比可达55dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1.2 V 10-b 100-MSamples/s A/D converter in 0.12/spl mu/m CMOS

A CMOS analog-to-digital converter (ADC) utilizing folding, averaging and distributed interpolation is described. Fabricated in a digital 0.12 /spl mu/m CMOS process, the ADC occupies 0.32 mm/sup 2/ while dissipating 140 mW from a single 1.2 V supply. The experimental results show that the converter achieves 55dB SNR at sampling frequencies up to 100MHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)

自引率

0.00%

发文量