低开销设计,提高硬件木马检测效率

H. Xue, Tyler Moody, Shuo Li, Xiaomeng Zhang, S. Ren
{"title":"低开销设计,提高硬件木马检测效率","authors":"H. Xue, Tyler Moody, Shuo Li, Xiaomeng Zhang, S. Ren","doi":"10.1109/NAECON.2014.7045840","DOIUrl":null,"url":null,"abstract":"Outsourcing of IC fabrication has increased the potential for altering the genuine design with the insertion of concealed circuits (hardware Trojans). A methodology for detecting hardware Trojans (HTs) that has been pursued recently is based on comparing the power and delay response of a genuine chip to the manufactured chip/device under test (DUT). However, the probability of detecting the HT remains small in many cases due to the low probability of activating the concealed circuits. This paper proposes a technique to increase HT activity during testing by inserting probability increase circuits (PICs) at critical points in the design. Preliminary results for a standard HT example show a reduction in time for HT activation of over 95% with modest increases in power, size, and delay overhead.","PeriodicalId":318539,"journal":{"name":"NAECON 2014 - IEEE National Aerospace and Electronics Conference","volume":"288 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Low overhead design for improving hardware trojan detection efficiency\",\"authors\":\"H. Xue, Tyler Moody, Shuo Li, Xiaomeng Zhang, S. Ren\",\"doi\":\"10.1109/NAECON.2014.7045840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Outsourcing of IC fabrication has increased the potential for altering the genuine design with the insertion of concealed circuits (hardware Trojans). A methodology for detecting hardware Trojans (HTs) that has been pursued recently is based on comparing the power and delay response of a genuine chip to the manufactured chip/device under test (DUT). However, the probability of detecting the HT remains small in many cases due to the low probability of activating the concealed circuits. This paper proposes a technique to increase HT activity during testing by inserting probability increase circuits (PICs) at critical points in the design. Preliminary results for a standard HT example show a reduction in time for HT activation of over 95% with modest increases in power, size, and delay overhead.\",\"PeriodicalId\":318539,\"journal\":{\"name\":\"NAECON 2014 - IEEE National Aerospace and Electronics Conference\",\"volume\":\"288 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"NAECON 2014 - IEEE National Aerospace and Electronics Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAECON.2014.7045840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"NAECON 2014 - IEEE National Aerospace and Electronics Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON.2014.7045840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

集成电路制造的外包增加了通过插入隐藏电路(硬件木马)来改变真实设计的可能性。最近研究的一种检测硬件木马(ht)的方法是基于比较正品芯片和被测制造芯片/设备(DUT)的功率和延迟响应。然而,在许多情况下,由于激活隐藏电路的可能性很低,检测到HT的概率仍然很小。本文提出了一种通过在设计中的关键点插入概率增加电路(PICs)来增加测试过程中HT活性的技术。一个标准HT示例的初步结果表明,HT激活时间减少了95%以上,功率、大小和延迟开销略有增加。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low overhead design for improving hardware trojan detection efficiency
Outsourcing of IC fabrication has increased the potential for altering the genuine design with the insertion of concealed circuits (hardware Trojans). A methodology for detecting hardware Trojans (HTs) that has been pursued recently is based on comparing the power and delay response of a genuine chip to the manufactured chip/device under test (DUT). However, the probability of detecting the HT remains small in many cases due to the low probability of activating the concealed circuits. This paper proposes a technique to increase HT activity during testing by inserting probability increase circuits (PICs) at critical points in the design. Preliminary results for a standard HT example show a reduction in time for HT activation of over 95% with modest increases in power, size, and delay overhead.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信