GaN hemt反栅漏电流的仿真研究与减小

Y. Yamaguchi, K. Hayashi, T. Oishi, H. Otsuka, T. Nanjo, K. Yamanaka, M. Nakayama, Y. Miyamoto
{"title":"GaN hemt反栅漏电流的仿真研究与减小","authors":"Y. Yamaguchi, K. Hayashi, T. Oishi, H. Otsuka, T. Nanjo, K. Yamanaka, M. Nakayama, Y. Miyamoto","doi":"10.1109/CSICS.2012.6340088","DOIUrl":null,"url":null,"abstract":"The two-dimensional effect in the reverse gate leakage current of GaN HEMTs is studied by using the TCAD simulation. At the high voltage region, the extension of the potential from the gate to the drain latterly is important role for the reverse gate leakage current characteristics. On the other hands, the electrons flow vertically from the gate electrode to the GaN channel layer at the low gate voltage. Our model explained excellently the experimental results on wide voltage range from low to 80 V. In addition, we studied the gate annealing process as one of the gate current reduction method.","PeriodicalId":290079,"journal":{"name":"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Simulation Study and Reduction of Reverse Gate Leakage Current for GaN HEMTs\",\"authors\":\"Y. Yamaguchi, K. Hayashi, T. Oishi, H. Otsuka, T. Nanjo, K. Yamanaka, M. Nakayama, Y. Miyamoto\",\"doi\":\"10.1109/CSICS.2012.6340088\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The two-dimensional effect in the reverse gate leakage current of GaN HEMTs is studied by using the TCAD simulation. At the high voltage region, the extension of the potential from the gate to the drain latterly is important role for the reverse gate leakage current characteristics. On the other hands, the electrons flow vertically from the gate electrode to the GaN channel layer at the low gate voltage. Our model explained excellently the experimental results on wide voltage range from low to 80 V. In addition, we studied the gate annealing process as one of the gate current reduction method.\",\"PeriodicalId\":290079,\"journal\":{\"name\":\"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS.2012.6340088\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2012.6340088","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

利用TCAD仿真研究了GaN hemt反栅漏电流的二维效应。在高压区,电势从栅极向漏极的延伸是影响栅极反向漏电流特性的重要因素。另一方面,在低栅极电压下,电子垂直地从栅极流向GaN沟道层。我们的模型很好地解释了低至80 V宽电压范围内的实验结果。此外,我们还研究了栅极退火工艺作为栅极电流减小方法之一。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Simulation Study and Reduction of Reverse Gate Leakage Current for GaN HEMTs
The two-dimensional effect in the reverse gate leakage current of GaN HEMTs is studied by using the TCAD simulation. At the high voltage region, the extension of the potential from the gate to the drain latterly is important role for the reverse gate leakage current characteristics. On the other hands, the electrons flow vertically from the gate electrode to the GaN channel layer at the low gate voltage. Our model explained excellently the experimental results on wide voltage range from low to 80 V. In addition, we studied the gate annealing process as one of the gate current reduction method.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信