用于医疗植入通信服务的低功耗正交VCO设计

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems Pub Date : 2011-04-13 DOI:10.1109/DDECS.2011.5783122

Jeong-Ki Kim, Jihoon Jeong, D. Ha, Hyung-Soo Lee

{"title":"用于医疗植入通信服务的低功耗正交VCO设计","authors":"Jeong-Ki Kim, Jihoon Jeong, D. Ha, Hyung-Soo Lee","doi":"10.1109/DDECS.2011.5783122","DOIUrl":null,"url":null,"abstract":"This paper presents two different implementations of a low-power quadrature frequency source generator for medical implant communication service (MICS) applications. The first circuit uses a current-reuse VCO running at double the target frequency followed by a divide-by-two frequency divider. The circuit dissipates only 230 µW and achieves low phase noise of −127 dBc/Hz@1MHz. The second one adopts a parallel-coupling scheme to combine two current-reuse VCOs (P-QVCO). The circuit exhibits a moderate power consumption of 960 µW and achieves very low phase noise of −138 dBc/Hz@1MHz.","PeriodicalId":231389,"journal":{"name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low-power quadrature VCO design for medical implant communication service\",\"authors\":\"Jeong-Ki Kim, Jihoon Jeong, D. Ha, Hyung-Soo Lee\",\"doi\":\"10.1109/DDECS.2011.5783122\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents two different implementations of a low-power quadrature frequency source generator for medical implant communication service (MICS) applications. The first circuit uses a current-reuse VCO running at double the target frequency followed by a divide-by-two frequency divider. The circuit dissipates only 230 µW and achieves low phase noise of −127 dBc/Hz@1MHz. The second one adopts a parallel-coupling scheme to combine two current-reuse VCOs (P-QVCO). The circuit exhibits a moderate power consumption of 960 µW and achieves very low phase noise of −138 dBc/Hz@1MHz.\",\"PeriodicalId\":231389,\"journal\":{\"name\":\"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DDECS.2011.5783122\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2011.5783122","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一种用于医疗植入物通信服务(MICS)应用的低功耗正交频率源发生器的两种不同实现。第一个电路使用一个电流复用VCO运行在目标频率的两倍，然后是一个除以2的分频器。电路功耗仅为230µW，相位噪声低至−127 dBc/Hz@1MHz。第二种方案采用并联耦合方案，将两个电流复用vco (P-QVCO)组合在一起。该电路功耗为960µW，相位噪声极低，为−138 dBc/Hz@1MHz。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Low-power quadrature VCO design for medical implant communication service

This paper presents two different implementations of a low-power quadrature frequency source generator for medical implant communication service (MICS) applications. The first circuit uses a current-reuse VCO running at double the target frequency followed by a divide-by-two frequency divider. The circuit dissipates only 230 µW and achieves low phase noise of −127 dBc/Hz@1MHz. The second one adopts a parallel-coupling scheme to combine two current-reuse VCOs (P-QVCO). The circuit exhibits a moderate power consumption of 960 µW and achieves very low phase noise of −138 dBc/Hz@1MHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

自引率

0.00%

发文量