在减小-1模2N+1熔接乘加单元上

2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) Pub Date : 2011-04-06 DOI:10.1109/DTIS.2011.5941427

C. Efstathiou, I. Voyiatzis

{"title":"在减小-1模2N+1熔接乘加单元上","authors":"C. Efstathiou, I. Voyiatzis","doi":"10.1109/DTIS.2011.5941427","DOIUrl":null,"url":null,"abstract":"In this work the most efficient modulo 2n+1 multiplication algorithm for diminished-1 operands proposed to date is extended to compute expressions of the form |A×B + D|<inf>2n+1</inf>. The derived partial products are reduced by a carry save adder tree to two operands, which are finally added by a modulo 2n+1 adder. The proposed architecture can find applicability in systems in which fused multiply-add units can accelerate the execution of the targeting algorithms, for example digital signal processing and cryptography systems.","PeriodicalId":409387,"journal":{"name":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"On the diminished-1 modulo 2N+1 fused multiply-add units\",\"authors\":\"C. Efstathiou, I. Voyiatzis\",\"doi\":\"10.1109/DTIS.2011.5941427\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work the most efficient modulo 2n+1 multiplication algorithm for diminished-1 operands proposed to date is extended to compute expressions of the form |A×B + D|<inf>2n+1</inf>. The derived partial products are reduced by a carry save adder tree to two operands, which are finally added by a modulo 2n+1 adder. The proposed architecture can find applicability in systems in which fused multiply-add units can accelerate the execution of the targeting algorithms, for example digital signal processing and cryptography systems.\",\"PeriodicalId\":409387,\"journal\":{\"name\":\"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2011.5941427\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2011.5941427","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

本文将迄今提出的最有效的模2n+1乘减1操作数算法扩展到计算形式为|A×B + D|2n+1的表达式。导出的偏积通过进位保存加法器树简化为两个操作数，最后通过模数2n+1加法器相加。所提出的架构可以在融合乘加单元可以加速目标算法执行的系统中找到适用性，例如数字信号处理和密码系统。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

On the diminished-1 modulo 2N+1 fused multiply-add units

In this work the most efficient modulo 2ⁿ+1 multiplication algorithm for diminished-1 operands proposed to date is extended to compute expressions of the form |A×B + D|2n+1. The derived partial products are reduced by a carry save adder tree to two operands, which are finally added by a modulo 2ⁿ+1 adder. The proposed architecture can find applicability in systems in which fused multiply-add units can accelerate the execution of the targeting algorithms, for example digital signal processing and cryptography systems.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)

自引率

0.00%

发文量