打破应用程序特定指令集处理器:迈向嵌入式软件测试的第一步

Seventh IEEE International High-Level Design Validation and Test Workshop, 2002. Pub Date : 2002-10-27 DOI:10.1109/HLDVT.2002.1224434

J. Dielissen, B. O. Mathijssen, J. Huisken

{"title":"打破应用程序特定指令集处理器:迈向嵌入式软件测试的第一步","authors":"J. Dielissen, B. O. Mathijssen, J. Huisken","doi":"10.1109/HLDVT.2002.1224434","DOIUrl":null,"url":null,"abstract":"In this paper methods to stop an Application Specific Instruction set Processor (ASIP) are proposed. Constructing the stop criteria for an ASIP on a combination of program counter - and data values is expensive,. and therefore a novel solution, in which the micro program is extended, is investigated. The cost of this extension is limited due to the relative small program size, and optimisations are proposed for even further reduction. Due to the flexible setup of the tool that generates the ASIP both the analysis data of the needed debug hardware and the generation of this hardware can be automated.","PeriodicalId":179418,"journal":{"name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Breaking an application specific instruction-set processor: the first step towards embedded software testing\",\"authors\":\"J. Dielissen, B. O. Mathijssen, J. Huisken\",\"doi\":\"10.1109/HLDVT.2002.1224434\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper methods to stop an Application Specific Instruction set Processor (ASIP) are proposed. Constructing the stop criteria for an ASIP on a combination of program counter - and data values is expensive,. and therefore a novel solution, in which the micro program is extended, is investigated. The cost of this extension is limited due to the relative small program size, and optimisations are proposed for even further reduction. Due to the flexible setup of the tool that generates the ASIP both the analysis data of the needed debug hardware and the generation of this hardware can be automated.\",\"PeriodicalId\":179418,\"journal\":{\"name\":\"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-10-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HLDVT.2002.1224434\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HLDVT.2002.1224434","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了停止专用指令集处理器(ASIP)的方法。在程序计数器和数据值的组合上构造ASIP的停止条件是昂贵的。因此，研究了一种新的解决方案，即对微程序进行扩展。这个扩展的成本是有限的，由于相对较小的程序大小，并提出了进一步减少的优化。由于可以灵活地设置生成ASIP的工具，所需调试硬件的分析数据和硬件的生成都可以自动化。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Breaking an application specific instruction-set processor: the first step towards embedded software testing

In this paper methods to stop an Application Specific Instruction set Processor (ASIP) are proposed. Constructing the stop criteria for an ASIP on a combination of program counter - and data values is expensive,. and therefore a novel solution, in which the micro program is extended, is investigated. The cost of this extension is limited due to the relative small program size, and optimisations are proposed for even further reduction. Due to the flexible setup of the tool that generates the ASIP both the analysis data of the needed debug hardware and the generation of this hardware can be automated.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.

自引率

0.00%

发文量