基于0.18μm数字CMOS的10.9GS/s 64抽头分布式波形发生器和dac辅助电流转向脉冲发生器

Yunliang Zhu, J. Zuegel, J. Marciante, Hui Wu
{"title":"基于0.18μm数字CMOS的10.9GS/s 64抽头分布式波形发生器和dac辅助电流转向脉冲发生器","authors":"Yunliang Zhu, J. Zuegel, J. Marciante, Hui Wu","doi":"10.1109/SMIC.2008.10","DOIUrl":null,"url":null,"abstract":"A distributed waveform generator (DWG) with DAC-assisted pulse generators is presented for the ultrafast waveform generation. It time-interleaves multiple pulse generators, and uses an on-chip transmission line for wideband pulse combining. Each unit pulse generator adopts a new current-steering topology which incorporates the edge combiner into the conventional current-steering structure for high-speed pulse generation. The transversal structure of the DWG enables a fully reconfigurable waveform generation. A 64-tap, 10.9 GS/S prototype was implemented in 0.18 mum standard digital CMOS technology. The average rise time of basis pulses generated from all 64 taps is 70 ps. The average tap delay is 91.8 ps. Characterization results and some example waveforms are shown in detail.","PeriodicalId":350325,"journal":{"name":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 10.9GS/s, 64 Taps Distributed Waveform Generator with DAC-Assisted Current-Steering Pulse Generators in 0.18μm Digital CMOS\",\"authors\":\"Yunliang Zhu, J. Zuegel, J. Marciante, Hui Wu\",\"doi\":\"10.1109/SMIC.2008.10\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A distributed waveform generator (DWG) with DAC-assisted pulse generators is presented for the ultrafast waveform generation. It time-interleaves multiple pulse generators, and uses an on-chip transmission line for wideband pulse combining. Each unit pulse generator adopts a new current-steering topology which incorporates the edge combiner into the conventional current-steering structure for high-speed pulse generation. The transversal structure of the DWG enables a fully reconfigurable waveform generation. A 64-tap, 10.9 GS/S prototype was implemented in 0.18 mum standard digital CMOS technology. The average rise time of basis pulses generated from all 64 taps is 70 ps. The average tap delay is 91.8 ps. Characterization results and some example waveforms are shown in detail.\",\"PeriodicalId\":350325,\"journal\":{\"name\":\"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"volume\":\"102 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMIC.2008.10\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMIC.2008.10","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

提出了一种带有dac辅助脉冲发生器的分布式波形发生器(DWG),用于超快波形产生。它将多个脉冲发生器时间交错,并使用片上传输线进行宽带脉冲组合。每个单元脉冲发生器采用一种新的电流转向拓扑结构,该拓扑结构将边缘组合器集成到传统的电流转向结构中,用于高速脉冲产生。DWG的横向结构使波形生成完全可重构。在0.18 μ m标准数字CMOS技术下实现了一个64分锥、10.9 GS/S的原型。所有64个抽头产生的基脉冲的平均上升时间为70 ps,平均抽头延迟为91.8 ps。详细给出了表征结果和一些示例波形。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 10.9GS/s, 64 Taps Distributed Waveform Generator with DAC-Assisted Current-Steering Pulse Generators in 0.18μm Digital CMOS
A distributed waveform generator (DWG) with DAC-assisted pulse generators is presented for the ultrafast waveform generation. It time-interleaves multiple pulse generators, and uses an on-chip transmission line for wideband pulse combining. Each unit pulse generator adopts a new current-steering topology which incorporates the edge combiner into the conventional current-steering structure for high-speed pulse generation. The transversal structure of the DWG enables a fully reconfigurable waveform generation. A 64-tap, 10.9 GS/S prototype was implemented in 0.18 mum standard digital CMOS technology. The average rise time of basis pulses generated from all 64 taps is 70 ps. The average tap delay is 91.8 ps. Characterization results and some example waveforms are shown in detail.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信