M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke
{"title":"高压SOI SJ LDMOSFET的界面电荷俘获与热载流子可靠性","authors":"M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke","doi":"10.1109/ISPSD.2011.5890859","DOIUrl":null,"url":null,"abstract":"This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.","PeriodicalId":132504,"journal":{"name":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Interface charge trapping and hot carrier reliability in high voltage SOI SJ LDMOSFET\",\"authors\":\"M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke\",\"doi\":\"10.1109/ISPSD.2011.5890859\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.\",\"PeriodicalId\":132504,\"journal\":{\"name\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2011.5890859\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2011.5890859","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Interface charge trapping and hot carrier reliability in high voltage SOI SJ LDMOSFET
This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.