高压SOI SJ LDMOSFET的界面电荷俘获与热载流子可靠性

M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke
{"title":"高压SOI SJ LDMOSFET的界面电荷俘获与热载流子可靠性","authors":"M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke","doi":"10.1109/ISPSD.2011.5890859","DOIUrl":null,"url":null,"abstract":"This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.","PeriodicalId":132504,"journal":{"name":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Interface charge trapping and hot carrier reliability in high voltage SOI SJ LDMOSFET\",\"authors\":\"M. Antoniou, F. Udrea, E. Tee, Y. Hao, S. Pilkington, Kee Kia Yaw, D. K. Pal, A. Hoelke\",\"doi\":\"10.1109/ISPSD.2011.5890859\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.\",\"PeriodicalId\":132504,\"journal\":{\"name\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2011.5890859\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2011.5890859","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文演示并解释了高密度低电阻超结LDMOSFET在正常导通条件下的热载流子注入和与冲击电离相关的界面电荷捕获的影响。这项研究是通过广泛的实验测量和使用先进的圈闭模型的数值模拟完成的。在LDMOSFET的漂移区引入SJ结构允许更短的长度和显著更高的漂移掺杂,这两者都导致在给定击穿电压170V下非常低的导通状态电阻。然而,为了避免JFET效应、冲击电离和电荷俘获的综合影响,需要对超结层进行仔细的设计和优化。本文讨论了这些复杂的现象,并给出了提高鲁棒性的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Interface charge trapping and hot carrier reliability in high voltage SOI SJ LDMOSFET
This paper demonstrates and explains the effects of hot carrier injection and interface charge trapping correlated with impact ionization under normal on-state conditions in a highly dense low-resistance Super-Junction LDMOSFET. The study is done through extensive experimental measurements and numerical simulations using advanced trap models. The introduction of the SJ structure in the drift region of the LDMOSFET allows a shorter length and significantly higher drift doping both of which result in very low on-state resistance for a given breakdown voltage 170V. However careful design and optimization of the Super-junction layers is needed to avoid the combined effects of parastic JFET effect, impact ionization and charge trapping. The paper discusses these complex phenomena and gives solutions to increase robustness against instability problems.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信