活动监测完井检测(AMCD):一种实现自定时的新单轨方法

Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems Pub Date : 1996-03-18 DOI:10.1109/ASYNC.1996.494446

E. Grass, R. Morling, I. Kale

{"title":"活动监测完井检测(AMCD):一种实现自定时的新单轨方法","authors":"E. Grass, R. Morling, I. Kale","doi":"10.1109/ASYNC.1996.494446","DOIUrl":null,"url":null,"abstract":"A new method for designing single rail asynchronous circuits is studied. It utilises additional circuitry to monitor the activity of nodes within combinational logic blocks. When all transitions have halted a completion signal is generated. Details of the circuit and design methodology are given and the influence of glitches on the proposed circuit is discussed. Three different levels of granularity are investigated. Experimental physical layout of the circuit with extracted and back-annotated simulation results is provided. The proposed approach results in faster operation than synchronous circuits with minimum circuit overhead incurred.","PeriodicalId":365358,"journal":{"name":"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":"{\"title\":\"Activity-Monitoring Completion-Detection (AMCD): a new single rail approach to achieve self-timing\",\"authors\":\"E. Grass, R. Morling, I. Kale\",\"doi\":\"10.1109/ASYNC.1996.494446\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new method for designing single rail asynchronous circuits is studied. It utilises additional circuitry to monitor the activity of nodes within combinational logic blocks. When all transitions have halted a completion signal is generated. Details of the circuit and design methodology are given and the influence of glitches on the proposed circuit is discussed. Three different levels of granularity are investigated. Experimental physical layout of the circuit with extracted and back-annotated simulation results is provided. The proposed approach results in faster operation than synchronous circuits with minimum circuit overhead incurred.\",\"PeriodicalId\":365358,\"journal\":{\"name\":\"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-03-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"18\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASYNC.1996.494446\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASYNC.1996.494446","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 18

摘要

研究了一种设计单轨异步电路的新方法。它利用额外的电路来监视组合逻辑块内节点的活动。当所有转换停止时，将生成一个完成信号。给出了电路的细节和设计方法，并讨论了故障对所提出电路的影响。研究了三种不同的粒度级别。给出了电路的实验物理布置图，并给出了提取和反向注释的仿真结果。该方法的运行速度比同步电路快，且电路开销最小。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Activity-Monitoring Completion-Detection (AMCD): a new single rail approach to achieve self-timing

A new method for designing single rail asynchronous circuits is studied. It utilises additional circuitry to monitor the activity of nodes within combinational logic blocks. When all transitions have halted a completion signal is generated. Details of the circuit and design methodology are given and the influence of glitches on the proposed circuit is discussed. Three different levels of granularity are investigated. Experimental physical layout of the circuit with extracted and back-annotated simulation results is provided. The proposed approach results in faster operation than synchronous circuits with minimum circuit overhead incurred.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems

自引率

0.00%

发文量