T. Addabbo, A. Fort, Riccardo Moretti, M. Mugnaini, Hadis Takaloo, V. Vignoli
{"title":"基于cnn的面积高效物理不可克隆函数的设计:权衡与优化","authors":"T. Addabbo, A. Fort, Riccardo Moretti, M. Mugnaini, Hadis Takaloo, V. Vignoli","doi":"10.1109/ECCTD49232.2020.9218316","DOIUrl":null,"url":null,"abstract":"We discuss the design of an area-efficient CMOS analog core-cell implementing a PUF derived from a two-neurons Cellular Neural Network (CNN). The study is based on both theoretical modeling and numerical simulations, proposing circuit solutions in which the area consumption is strongly reduced by eliminating state capacitors and relying on distributed parasitic capacitances only.","PeriodicalId":336302,"journal":{"name":"2020 European Conference on Circuit Theory and Design (ECCTD)","volume":"118 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of Area-Efficient Physical Unclonable Functions Derived From CNNs: Trade-Offs and Optimization\",\"authors\":\"T. Addabbo, A. Fort, Riccardo Moretti, M. Mugnaini, Hadis Takaloo, V. Vignoli\",\"doi\":\"10.1109/ECCTD49232.2020.9218316\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We discuss the design of an area-efficient CMOS analog core-cell implementing a PUF derived from a two-neurons Cellular Neural Network (CNN). The study is based on both theoretical modeling and numerical simulations, proposing circuit solutions in which the area consumption is strongly reduced by eliminating state capacitors and relying on distributed parasitic capacitances only.\",\"PeriodicalId\":336302,\"journal\":{\"name\":\"2020 European Conference on Circuit Theory and Design (ECCTD)\",\"volume\":\"118 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 European Conference on Circuit Theory and Design (ECCTD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD49232.2020.9218316\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 European Conference on Circuit Theory and Design (ECCTD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD49232.2020.9218316","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of Area-Efficient Physical Unclonable Functions Derived From CNNs: Trade-Offs and Optimization
We discuss the design of an area-efficient CMOS analog core-cell implementing a PUF derived from a two-neurons Cellular Neural Network (CNN). The study is based on both theoretical modeling and numerical simulations, proposing circuit solutions in which the area consumption is strongly reduced by eliminating state capacitors and relying on distributed parasitic capacitances only.