Christian Fibich, Stefan Tauner, Peter Rössler, M. Horauer, Herbert Taucher, Martin Matschnig
{"title":"高级合成工具——Xilinx Vivado和PandA Bambu的初步评价","authors":"Christian Fibich, Stefan Tauner, Peter Rössler, M. Horauer, Herbert Taucher, Martin Matschnig","doi":"10.1109/SIES.2018.8442100","DOIUrl":null,"url":null,"abstract":"High-Ievel synthesis promises a boost in productivity by enabling synthesis of low-level electronic circuit descriptions out of high-level source code. In this work-in-progress paper we present a preliminary evaluation of two freely available high-level synthesis tools using four case studies. We describe the steps required in order to obtain a synthesizable FPGA design from C source code for each use case and discuss the performance of the resulting hardware implementations.","PeriodicalId":236091,"journal":{"name":"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Preliminary Evaluation of High-level Synthesis Tools - Xilinx Vivado and PandA Bambu\",\"authors\":\"Christian Fibich, Stefan Tauner, Peter Rössler, M. Horauer, Herbert Taucher, Martin Matschnig\",\"doi\":\"10.1109/SIES.2018.8442100\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High-Ievel synthesis promises a boost in productivity by enabling synthesis of low-level electronic circuit descriptions out of high-level source code. In this work-in-progress paper we present a preliminary evaluation of two freely available high-level synthesis tools using four case studies. We describe the steps required in order to obtain a synthesizable FPGA design from C source code for each use case and discuss the performance of the resulting hardware implementations.\",\"PeriodicalId\":236091,\"journal\":{\"name\":\"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIES.2018.8442100\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIES.2018.8442100","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Preliminary Evaluation of High-level Synthesis Tools - Xilinx Vivado and PandA Bambu
High-Ievel synthesis promises a boost in productivity by enabling synthesis of low-level electronic circuit descriptions out of high-level source code. In this work-in-progress paper we present a preliminary evaluation of two freely available high-level synthesis tools using four case studies. We describe the steps required in order to obtain a synthesizable FPGA design from C source code for each use case and discuss the performance of the resulting hardware implementations.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
