Xuefeng Yu, F. Dai, Dayu Yang, V. Kakani, J. Irwin, R. Jaeger
{"title":"采用0.18μm SiGe BiCMOS技术实现的9位9.6GHz 1.9W直接数字合成器RFIC","authors":"Xuefeng Yu, F. Dai, Dayu Yang, V. Kakani, J. Irwin, R. Jaeger","doi":"10.1109/RFIC.2007.380874","DOIUrl":null,"url":null,"abstract":"This paper presents a low power SiGe DDS MMIC with 9-bit phase and 8-bit amplitude resolution. Using more than 9600 transistors, the active area of the DDS is 2.3 × 0.7 mm2. The maximum clock frequency was measured at 9.6 GHz with 4.8 GHz Nyquist output. The DDS MMIC consumes 1.9 W power consumption under 3.3 V/4.0 V dual power supplies. The DDS achieves the best reported power efficiency figure of merit of 5.1 GHz/W. The measured SFDR is 30 dBc with 2.4 GHz outputs at the maximum clock frequency.","PeriodicalId":356468,"journal":{"name":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"A 9-Bit 9.6GHz 1.9W Direct Digital Synthesizer RFIC Implemented In 0.18μm SiGe BiCMOS Technology\",\"authors\":\"Xuefeng Yu, F. Dai, Dayu Yang, V. Kakani, J. Irwin, R. Jaeger\",\"doi\":\"10.1109/RFIC.2007.380874\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low power SiGe DDS MMIC with 9-bit phase and 8-bit amplitude resolution. Using more than 9600 transistors, the active area of the DDS is 2.3 × 0.7 mm2. The maximum clock frequency was measured at 9.6 GHz with 4.8 GHz Nyquist output. The DDS MMIC consumes 1.9 W power consumption under 3.3 V/4.0 V dual power supplies. The DDS achieves the best reported power efficiency figure of merit of 5.1 GHz/W. The measured SFDR is 30 dBc with 2.4 GHz outputs at the maximum clock frequency.\",\"PeriodicalId\":356468,\"journal\":{\"name\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2007.380874\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2007.380874","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 9-Bit 9.6GHz 1.9W Direct Digital Synthesizer RFIC Implemented In 0.18μm SiGe BiCMOS Technology
This paper presents a low power SiGe DDS MMIC with 9-bit phase and 8-bit amplitude resolution. Using more than 9600 transistors, the active area of the DDS is 2.3 × 0.7 mm2. The maximum clock frequency was measured at 9.6 GHz with 4.8 GHz Nyquist output. The DDS MMIC consumes 1.9 W power consumption under 3.3 V/4.0 V dual power supplies. The DDS achieves the best reported power efficiency figure of merit of 5.1 GHz/W. The measured SFDR is 30 dBc with 2.4 GHz outputs at the maximum clock frequency.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
