通过台架测试和故障定位的准备和智能解决方案提高故障分析的成功率和效率

R. Kabadi, Leandro Muela
{"title":"通过台架测试和故障定位的准备和智能解决方案提高故障分析的成功率和效率","authors":"R. Kabadi, Leandro Muela","doi":"10.31399/asm.cp.istfa2022p0100","DOIUrl":null,"url":null,"abstract":"\n Failure Analysts are often required to work on a vast array of part types. These integrated circuits (IC) can have wide ranging functions and applications. Also, the ICs can be offered in a multitude of package types. All these factors compound the challenges faced by the Failure Analysts. This paper provides a brief snapshot of one approach adopted by the ON Semiconductor Product Analysis Labs to prepare in advance for the products that offer significant challenges in terms of electrical bench testing and fault localization. The approach demonstrates how the prospects of success of a given failure analysis (FA) case can be improved by making available smart solutions that cut down on the effort required for bench testing, defect localization and failure verification activities. This in turn can contribute to cycle time reduction and improve overall efficiency of the FA process.","PeriodicalId":417175,"journal":{"name":"International Symposium for Testing and Failure Analysis","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Improved Failure Analysis Success Rate & Efficiency Through Readiness & Smart Solutions for Bench Testing & Fault Localization\",\"authors\":\"R. Kabadi, Leandro Muela\",\"doi\":\"10.31399/asm.cp.istfa2022p0100\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\\n Failure Analysts are often required to work on a vast array of part types. These integrated circuits (IC) can have wide ranging functions and applications. Also, the ICs can be offered in a multitude of package types. All these factors compound the challenges faced by the Failure Analysts. This paper provides a brief snapshot of one approach adopted by the ON Semiconductor Product Analysis Labs to prepare in advance for the products that offer significant challenges in terms of electrical bench testing and fault localization. The approach demonstrates how the prospects of success of a given failure analysis (FA) case can be improved by making available smart solutions that cut down on the effort required for bench testing, defect localization and failure verification activities. This in turn can contribute to cycle time reduction and improve overall efficiency of the FA process.\",\"PeriodicalId\":417175,\"journal\":{\"name\":\"International Symposium for Testing and Failure Analysis\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Symposium for Testing and Failure Analysis\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.31399/asm.cp.istfa2022p0100\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium for Testing and Failure Analysis","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.31399/asm.cp.istfa2022p0100","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

故障分析人员通常需要研究大量的零件类型。这些集成电路(IC)可以有广泛的功能和应用。此外,ic可以提供多种封装类型。所有这些因素构成了故障分析人员所面临的挑战。本文简要介绍了安森美半导体产品分析实验室采用的一种方法,该方法是为了提前准备在电气台架测试和故障定位方面提供重大挑战的产品。该方法演示了如何通过提供减少台架测试、缺陷定位和故障验证活动所需的工作量的智能解决方案来改进给定故障分析(FA)案例的成功前景。这反过来又有助于缩短循环时间,提高FA工艺的整体效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Improved Failure Analysis Success Rate & Efficiency Through Readiness & Smart Solutions for Bench Testing & Fault Localization
Failure Analysts are often required to work on a vast array of part types. These integrated circuits (IC) can have wide ranging functions and applications. Also, the ICs can be offered in a multitude of package types. All these factors compound the challenges faced by the Failure Analysts. This paper provides a brief snapshot of one approach adopted by the ON Semiconductor Product Analysis Labs to prepare in advance for the products that offer significant challenges in terms of electrical bench testing and fault localization. The approach demonstrates how the prospects of success of a given failure analysis (FA) case can be improved by making available smart solutions that cut down on the effort required for bench testing, defect localization and failure verification activities. This in turn can contribute to cycle time reduction and improve overall efficiency of the FA process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信