时钟网络的芯片与封装协同设计技术

Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893) Pub Date : 1996-02-06 DOI:10.1109/MCMC.1996.510788

Qing K. Zhu, W. Dai

{"title":"时钟网络的芯片与封装协同设计技术","authors":"Qing K. Zhu, W. Dai","doi":"10.1109/MCMC.1996.510788","DOIUrl":null,"url":null,"abstract":"This paper presents the motivation and a case study for a new clock distribution technique: route the global clock on package. This technique can be used in single chips and multichip modules based on area I/Os of the flip chip technology. Due to 2-4 order lower interconnect resistance on package layers, the clock skew and path delay of the clock network are significantly reduced.","PeriodicalId":126969,"journal":{"name":"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1996-02-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Chip and package co-design technique for clock networks\",\"authors\":\"Qing K. Zhu, W. Dai\",\"doi\":\"10.1109/MCMC.1996.510788\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the motivation and a case study for a new clock distribution technique: route the global clock on package. This technique can be used in single chips and multichip modules based on area I/Os of the flip chip technology. Due to 2-4 order lower interconnect resistance on package layers, the clock skew and path delay of the clock network are significantly reduced.\",\"PeriodicalId\":126969,\"journal\":{\"name\":\"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-02-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1996.510788\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1996.510788","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

本文介绍了一种新的时钟分配技术——包上路由全局时钟的原理和应用实例。该技术可用于基于区域I/ o的倒装芯片技术的单芯片和多芯片模块。由于封装层的互连电阻降低了2-4个数量级，时钟网络的时钟偏差和路径延迟显著降低。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Chip and package co-design technique for clock networks

This paper presents the motivation and a case study for a new clock distribution technique: route the global clock on package. This technique can be used in single chips and multichip modules based on area I/Os of the flip chip technology. Due to 2-4 order lower interconnect resistance on package layers, the clock skew and path delay of the clock network are significantly reduced.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893)

自引率

0.00%

发文量