采用双电平斩波技术的低噪声CMOS带隙基准发生器

Bingxing Wu, S. Ay
{"title":"采用双电平斩波技术的低噪声CMOS带隙基准发生器","authors":"Bingxing Wu, S. Ay","doi":"10.1109/WMED.2015.7093954","DOIUrl":null,"url":null,"abstract":"This paper presents a low-noise CMOS bandgap reference (BGR) circuit that uses two-level chopping technique to reduce errors caused by non-idealities of the OPAMP used in the design. Input referred offset voltage of the OPAMP is reduced on first level. On second level, OPAMP offset is further reduced along with the low-frequency 1/f noise caused by the input transistors of the two-stage Miller OPAMP. The design is fabricated in a 0.35μm 2P4M CMOS analog process. The proposed BGR was tested in a temperature chamber between -25oC and +125oC. Measurement results showed that the standard deviation of the BGR output voltage without chopping is 7 times higher than that of when chopping is enabled. The proposed two-level chopping technique is verified improving performance characteristics of conventional BGR circuit.","PeriodicalId":251088,"journal":{"name":"2015 IEEE Workshop on Microelectronics and Electron Devices (WMED)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Low-Noise CMOS Bandgap Reference Generator Using Two-Level Chopping Technique\",\"authors\":\"Bingxing Wu, S. Ay\",\"doi\":\"10.1109/WMED.2015.7093954\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low-noise CMOS bandgap reference (BGR) circuit that uses two-level chopping technique to reduce errors caused by non-idealities of the OPAMP used in the design. Input referred offset voltage of the OPAMP is reduced on first level. On second level, OPAMP offset is further reduced along with the low-frequency 1/f noise caused by the input transistors of the two-stage Miller OPAMP. The design is fabricated in a 0.35μm 2P4M CMOS analog process. The proposed BGR was tested in a temperature chamber between -25oC and +125oC. Measurement results showed that the standard deviation of the BGR output voltage without chopping is 7 times higher than that of when chopping is enabled. The proposed two-level chopping technique is verified improving performance characteristics of conventional BGR circuit.\",\"PeriodicalId\":251088,\"journal\":{\"name\":\"2015 IEEE Workshop on Microelectronics and Electron Devices (WMED)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE Workshop on Microelectronics and Electron Devices (WMED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WMED.2015.7093954\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Workshop on Microelectronics and Electron Devices (WMED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WMED.2015.7093954","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文提出了一种低噪声CMOS带隙参考电路(BGR),该电路采用两级斩波技术来降低设计中使用的OPAMP的非理想性引起的误差。OPAMP的输入参考偏置电压在第一级降低。在第二级,OPAMP偏移量随着两级米勒OPAMP输入晶体管引起的低频1/f噪声进一步减小。该设计采用0.35μm 2P4M CMOS模拟工艺制作。所提出的BGR在-25℃至+125℃的温度室中进行了测试。测量结果表明,无斩波时BGR输出电压的标准差比使能斩波时高7倍。验证了所提出的双电平斩波技术改善了传统BGR电路的性能特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low-Noise CMOS Bandgap Reference Generator Using Two-Level Chopping Technique
This paper presents a low-noise CMOS bandgap reference (BGR) circuit that uses two-level chopping technique to reduce errors caused by non-idealities of the OPAMP used in the design. Input referred offset voltage of the OPAMP is reduced on first level. On second level, OPAMP offset is further reduced along with the low-frequency 1/f noise caused by the input transistors of the two-stage Miller OPAMP. The design is fabricated in a 0.35μm 2P4M CMOS analog process. The proposed BGR was tested in a temperature chamber between -25oC and +125oC. Measurement results showed that the standard deviation of the BGR output voltage without chopping is 7 times higher than that of when chopping is enabled. The proposed two-level chopping technique is verified improving performance characteristics of conventional BGR circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信