一种基于机器描述表的指令调度器，用于提高QHRC RISC系统的流水线执行并行性

Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation Pub Date : 1993-10-19 DOI:10.1109/TENCON.1993.319917

L. Sanli, Fu Xinggang

{"title":"一种基于机器描述表的指令调度器，用于提高QHRC RISC系统的流水线执行并行性","authors":"L. Sanli, Fu Xinggang","doi":"10.1109/TENCON.1993.319917","DOIUrl":null,"url":null,"abstract":"This paper presents a parameterized instruction scheduling algorithm based on machine description table for QHRC RISC system, having a 3-5 stage pipeline structure. It would provide considerable flexibility for instruction scheduling, improving execution efficiency for rapidly upgrading RISC machines. And, using this instruction scheduler as a tool, the effect of several methods for solving instruction interlock problem has been analysed. Finally, a high performance approach combining the hardware feasibility and software effectiveness for solving instruction interlock problem and enhancing pipeline execution parallelism is given.<<ETX>>","PeriodicalId":110496,"journal":{"name":"Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A machine-description table based instruction scheduler for improving pipeline execution parallelism on QHRC RISC system\",\"authors\":\"L. Sanli, Fu Xinggang\",\"doi\":\"10.1109/TENCON.1993.319917\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a parameterized instruction scheduling algorithm based on machine description table for QHRC RISC system, having a 3-5 stage pipeline structure. It would provide considerable flexibility for instruction scheduling, improving execution efficiency for rapidly upgrading RISC machines. And, using this instruction scheduler as a tool, the effect of several methods for solving instruction interlock problem has been analysed. Finally, a high performance approach combining the hardware feasibility and software effectiveness for solving instruction interlock problem and enhancing pipeline execution parallelism is given.<<ETX>>\",\"PeriodicalId\":110496,\"journal\":{\"name\":\"Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-10-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TENCON.1993.319917\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.1993.319917","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

提出了一种基于机器描述表的QHRC RISC系统参数化指令调度算法，该算法具有3-5级流水线结构。它将为指令调度提供相当大的灵活性，提高快速升级RISC机器的执行效率。并以该指令调度程序为工具，分析了几种解决指令联锁问题的方法的效果。最后，给出了一种硬件可行性和软件有效性相结合的解决指令联锁问题和提高流水线执行并行性的高性能方法

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A machine-description table based instruction scheduler for improving pipeline execution parallelism on QHRC RISC system

This paper presents a parameterized instruction scheduling algorithm based on machine description table for QHRC RISC system, having a 3-5 stage pipeline structure. It would provide considerable flexibility for instruction scheduling, improving execution efficiency for rapidly upgrading RISC machines. And, using this instruction scheduler as a tool, the effect of several methods for solving instruction interlock problem has been analysed. Finally, a high performance approach combining the hardware feasibility and software effectiveness for solving instruction interlock problem and enhancing pipeline execution parallelism is given.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation

自引率

0.00%

发文量