用于无线通信的高效MPSK解调器和相位恢复系统

M. Saber
{"title":"用于无线通信的高效MPSK解调器和相位恢复系统","authors":"M. Saber","doi":"10.1109/jec-ecc.2017.8305793","DOIUrl":null,"url":null,"abstract":"An efficient demodulator and phase recovery system for phase shift keying (M-PSK) modulation scheme in wireless receivers has been designed and implemented. Stability, accuracy, simple structure, low power consumption compared to conventional methods such as Costas loop, are the main features provided by the proposed system. Different simulations using the Matlab program indicate that, the proposed system decreases the phase estimation time, and lowers the bit error rate (BER) compared to conventional method. The proposed architecture implemented on a field programmable gate array (FPGA) board. The implementation results indicate, that the proposed system reduced the power consumption by 28%, and works at a clock frequency faster by 67%, compared to traditional Costas loop architecture.","PeriodicalId":406498,"journal":{"name":"2017 Japan-Africa Conference on Electronics, Communications and Computers (JAC-ECC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Efficient MPSK demodulator and phase recovery system for wireless communication\",\"authors\":\"M. Saber\",\"doi\":\"10.1109/jec-ecc.2017.8305793\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An efficient demodulator and phase recovery system for phase shift keying (M-PSK) modulation scheme in wireless receivers has been designed and implemented. Stability, accuracy, simple structure, low power consumption compared to conventional methods such as Costas loop, are the main features provided by the proposed system. Different simulations using the Matlab program indicate that, the proposed system decreases the phase estimation time, and lowers the bit error rate (BER) compared to conventional method. The proposed architecture implemented on a field programmable gate array (FPGA) board. The implementation results indicate, that the proposed system reduced the power consumption by 28%, and works at a clock frequency faster by 67%, compared to traditional Costas loop architecture.\",\"PeriodicalId\":406498,\"journal\":{\"name\":\"2017 Japan-Africa Conference on Electronics, Communications and Computers (JAC-ECC)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Japan-Africa Conference on Electronics, Communications and Computers (JAC-ECC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/jec-ecc.2017.8305793\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Japan-Africa Conference on Electronics, Communications and Computers (JAC-ECC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/jec-ecc.2017.8305793","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

设计并实现了一种适用于无线接收机相移键控(M-PSK)调制方案的高效解调和相位恢复系统。与Costas回路等传统方法相比,稳定、精确、结构简单、功耗低是所提出系统的主要特点。利用Matlab程序进行的不同仿真表明,与传统方法相比,该系统缩短了相位估计时间,降低了误码率(BER)。该架构在现场可编程门阵列(FPGA)板上实现。实施结果表明,与传统的Costas环路架构相比,该系统功耗降低了28%,时钟频率提高了67%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Efficient MPSK demodulator and phase recovery system for wireless communication
An efficient demodulator and phase recovery system for phase shift keying (M-PSK) modulation scheme in wireless receivers has been designed and implemented. Stability, accuracy, simple structure, low power consumption compared to conventional methods such as Costas loop, are the main features provided by the proposed system. Different simulations using the Matlab program indicate that, the proposed system decreases the phase estimation time, and lowers the bit error rate (BER) compared to conventional method. The proposed architecture implemented on a field programmable gate array (FPGA) board. The implementation results indicate, that the proposed system reduced the power consumption by 28%, and works at a clock frequency faster by 67%, compared to traditional Costas loop architecture.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信