0.2V, 7.5 μW, 20 kHz ΣΔ调制器，90 nm CMOS, 69 dB信噪比

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference Pub Date : 2007-09-01 DOI:10.1109/ESSCIRC.2007.4430281

U. Wismar, D. Wisland, P. Andreani

{"title":"0.2V, 7.5 μW, 20 kHz ΣΔ调制器，90 nm CMOS, 69 dB信噪比","authors":"U. Wismar, D. Wisland, P. Andreani","doi":"10.1109/ESSCIRC.2007.4430281","DOIUrl":null,"url":null,"abstract":"This paper presents a frequency-to-digital SigmaDelta modulator designed in a digital 90nm CMOS process, operating with a supply voltage of 0.2 V. For a 7.5 muW power consumption, the SNR is 68.9 dB and the SNDR is 60.3 dB over a 20Hz-20kHz bandwidth. This work shows that the SNR/SNDR performance of this kind of SigmaDelta converter can be adjusted over a wide range, while maintaining a state-of-the-art flgure-of-merit of 82 fJ/conversion.","PeriodicalId":121828,"journal":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"38","resultStr":"{\"title\":\"A 0.2V, 7.5 μW, 20 kHz ΣΔ modulator with 69 dB SNR in 90 nm CMOS\",\"authors\":\"U. Wismar, D. Wisland, P. Andreani\",\"doi\":\"10.1109/ESSCIRC.2007.4430281\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a frequency-to-digital SigmaDelta modulator designed in a digital 90nm CMOS process, operating with a supply voltage of 0.2 V. For a 7.5 muW power consumption, the SNR is 68.9 dB and the SNDR is 60.3 dB over a 20Hz-20kHz bandwidth. This work shows that the SNR/SNDR performance of this kind of SigmaDelta converter can be adjusted over a wide range, while maintaining a state-of-the-art flgure-of-merit of 82 fJ/conversion.\",\"PeriodicalId\":121828,\"journal\":{\"name\":\"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"38\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2007.4430281\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2007.4430281","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 38

摘要

本文提出了一种采用数字90nm CMOS工艺设计的频率-数字SigmaDelta调制器，工作电压为0.2 V。在7.5 muW功耗下，在20Hz-20kHz带宽下信噪比为68.9 dB, SNDR为60.3 dB。这项工作表明，这种SigmaDelta转换器的SNR/SNDR性能可以在很宽的范围内进行调整，同时保持最先进的82 fJ/转换的优值。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 0.2V, 7.5 μW, 20 kHz ΣΔ modulator with 69 dB SNR in 90 nm CMOS

This paper presents a frequency-to-digital SigmaDelta modulator designed in a digital 90nm CMOS process, operating with a supply voltage of 0.2 V. For a 7.5 muW power consumption, the SNR is 68.9 dB and the SNDR is 60.3 dB over a 20Hz-20kHz bandwidth. This work shows that the SNR/SNDR performance of this kind of SigmaDelta converter can be adjusted over a wide range, while maintaining a state-of-the-art flgure-of-merit of 82 fJ/conversion.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference

自引率

0.00%

发文量