A. Paplinski, Nandita Bhattacharjee, Charles Greif
{"title":"旋转超声信号矢量与字并行CORDIC处理器","authors":"A. Paplinski, Nandita Bhattacharjee, Charles Greif","doi":"10.1109/DSD.2001.952290","DOIUrl":null,"url":null,"abstract":"The CORDIC algorithm is an iterative method for the efficient computation of vector rotations and several other trigonometric and hyperbolic functions. We have developed a fast, redundant, constant-scale factor, word-parallel implementation of a CORDIC algorithm to rotate ultrasonic signal vectors. The implementation is an improvement of a similar 1996 algorithm know as the differential CORDIC. The CORDIC processor is a part of an ultrasonic imaging system under development and has been implemented using logic synthesis of VHDL descriptions on a Xilinx Virtex 800 FPGA. The algorithm has been simulated with MATLAB. The results of simulation and testing of the CORDIC rotator using a novel VHDL testbench have been presented. The error resulting from truncations is well within the expected limit.","PeriodicalId":285358,"journal":{"name":"Proceedings Euromicro Symposium on Digital Systems Design","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Rotating ultrasonic signal vectors with a word-parallel CORDIC processor\",\"authors\":\"A. Paplinski, Nandita Bhattacharjee, Charles Greif\",\"doi\":\"10.1109/DSD.2001.952290\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The CORDIC algorithm is an iterative method for the efficient computation of vector rotations and several other trigonometric and hyperbolic functions. We have developed a fast, redundant, constant-scale factor, word-parallel implementation of a CORDIC algorithm to rotate ultrasonic signal vectors. The implementation is an improvement of a similar 1996 algorithm know as the differential CORDIC. The CORDIC processor is a part of an ultrasonic imaging system under development and has been implemented using logic synthesis of VHDL descriptions on a Xilinx Virtex 800 FPGA. The algorithm has been simulated with MATLAB. The results of simulation and testing of the CORDIC rotator using a novel VHDL testbench have been presented. The error resulting from truncations is well within the expected limit.\",\"PeriodicalId\":285358,\"journal\":{\"name\":\"Proceedings Euromicro Symposium on Digital Systems Design\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-09-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Euromicro Symposium on Digital Systems Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DSD.2001.952290\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Euromicro Symposium on Digital Systems Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DSD.2001.952290","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Rotating ultrasonic signal vectors with a word-parallel CORDIC processor
The CORDIC algorithm is an iterative method for the efficient computation of vector rotations and several other trigonometric and hyperbolic functions. We have developed a fast, redundant, constant-scale factor, word-parallel implementation of a CORDIC algorithm to rotate ultrasonic signal vectors. The implementation is an improvement of a similar 1996 algorithm know as the differential CORDIC. The CORDIC processor is a part of an ultrasonic imaging system under development and has been implemented using logic synthesis of VHDL descriptions on a Xilinx Virtex 800 FPGA. The algorithm has been simulated with MATLAB. The results of simulation and testing of the CORDIC rotator using a novel VHDL testbench have been presented. The error resulting from truncations is well within the expected limit.