A. Nackaerts, S. Verhaegen, J. Ramos, G. Vandenberghe, S. Biesemans
{"title":"图形诱导电路性能变异性的仿真","authors":"A. Nackaerts, S. Verhaegen, J. Ramos, G. Vandenberghe, S. Biesemans","doi":"10.1109/ICICDT.2006.220827","DOIUrl":null,"url":null,"abstract":"In this paper the interactions between layout, lithography, and circuit performance variability are studied by simulating Monte-Carlo layout variations of circuits","PeriodicalId":447050,"journal":{"name":"2006 IEEE International Conference on IC Design and Technology","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation of patterning-induced circuit performance variability\",\"authors\":\"A. Nackaerts, S. Verhaegen, J. Ramos, G. Vandenberghe, S. Biesemans\",\"doi\":\"10.1109/ICICDT.2006.220827\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper the interactions between layout, lithography, and circuit performance variability are studied by simulating Monte-Carlo layout variations of circuits\",\"PeriodicalId\":447050,\"journal\":{\"name\":\"2006 IEEE International Conference on IC Design and Technology\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on IC Design and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2006.220827\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on IC Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2006.220827","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Simulation of patterning-induced circuit performance variability
In this paper the interactions between layout, lithography, and circuit performance variability are studied by simulating Monte-Carlo layout variations of circuits
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
