S. Mathew, R. Krishnamurthy, M. Anders, S. Hsu, S. Borkar
{"title":"高性能微处理器和低功耗dsp的先进电路技术","authors":"S. Mathew, R. Krishnamurthy, M. Anders, S. Hsu, S. Borkar","doi":"10.1109/DCAS.2004.1360432","DOIUrl":null,"url":null,"abstract":"This article presents the challenges and solutions for a high-performance microprocessors and low-power digital signal processing chips. It discusses the high-performance power-efficient execution core such as the 6.5 GHz single-rail domino 32-bit Han-Car ALU; the 4 GHz semi-dynamic 32-bit sparse-tree AGU. It also deals with leakage-tolerant register files; conditional/burn-in keeper; pseudo-static bitlines; low-power datapaths for DSP applications; and the 1 GHz 16-bit static multiplier.","PeriodicalId":185376,"journal":{"name":"Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits","volume":"125 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Advanced circuit techniques for high-performance microprocessor and low-power DSPs\",\"authors\":\"S. Mathew, R. Krishnamurthy, M. Anders, S. Hsu, S. Borkar\",\"doi\":\"10.1109/DCAS.2004.1360432\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents the challenges and solutions for a high-performance microprocessors and low-power digital signal processing chips. It discusses the high-performance power-efficient execution core such as the 6.5 GHz single-rail domino 32-bit Han-Car ALU; the 4 GHz semi-dynamic 32-bit sparse-tree AGU. It also deals with leakage-tolerant register files; conditional/burn-in keeper; pseudo-static bitlines; low-power datapaths for DSP applications; and the 1 GHz 16-bit static multiplier.\",\"PeriodicalId\":185376,\"journal\":{\"name\":\"Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits\",\"volume\":\"125 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCAS.2004.1360432\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCAS.2004.1360432","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Advanced circuit techniques for high-performance microprocessor and low-power DSPs
This article presents the challenges and solutions for a high-performance microprocessors and low-power digital signal processing chips. It discusses the high-performance power-efficient execution core such as the 6.5 GHz single-rail domino 32-bit Han-Car ALU; the 4 GHz semi-dynamic 32-bit sparse-tree AGU. It also deals with leakage-tolerant register files; conditional/burn-in keeper; pseudo-static bitlines; low-power datapaths for DSP applications; and the 1 GHz 16-bit static multiplier.