具有电荷模式自适应的集成共门CTLE接收机前端

Divya Duvvuri, V. Pasupureddi
{"title":"具有电荷模式自适应的集成共门CTLE接收机前端","authors":"Divya Duvvuri, V. Pasupureddi","doi":"10.1109/ISVLSI.2016.105","DOIUrl":null,"url":null,"abstract":"This work presents a first common gate continuous time linear equalizer (CG-CTLE) with charge mode adaptation in 1.1 V, 65 nm CMOS technology. The proposed equalizer is realized with a common gate topology and offers an input impedance of 50 Ω. It also acts as a first stage of current mode receiver and is made adaptive to varying channel loss. Therefore, the need for an external termination to avoid reflections and the need for a trans-impedance amplifier as receiver's first stage is eliminated. The proposed CG-CTLE is compared with conventional common source (CS) CTLE and it outperforms CSCTLE in terms of bandwidth and bit error rate (BER) for the same targeted output signal swing and power consumption. The post layout performance results show that it offers an input impedance of 44.6 Ω, input referred noise of 19.6 √pA/Hz, BER = 10-13 and consumes 13.9 mW power while operating at a data rate of 15 Gbps over a 7.5 inch FR4 PCB trace.","PeriodicalId":140647,"journal":{"name":"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Integrated Common Gate CTLE Receiver Front End with Charge Mode Adaptation\",\"authors\":\"Divya Duvvuri, V. Pasupureddi\",\"doi\":\"10.1109/ISVLSI.2016.105\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a first common gate continuous time linear equalizer (CG-CTLE) with charge mode adaptation in 1.1 V, 65 nm CMOS technology. The proposed equalizer is realized with a common gate topology and offers an input impedance of 50 Ω. It also acts as a first stage of current mode receiver and is made adaptive to varying channel loss. Therefore, the need for an external termination to avoid reflections and the need for a trans-impedance amplifier as receiver's first stage is eliminated. The proposed CG-CTLE is compared with conventional common source (CS) CTLE and it outperforms CSCTLE in terms of bandwidth and bit error rate (BER) for the same targeted output signal swing and power consumption. The post layout performance results show that it offers an input impedance of 44.6 Ω, input referred noise of 19.6 √pA/Hz, BER = 10-13 and consumes 13.9 mW power while operating at a data rate of 15 Gbps over a 7.5 inch FR4 PCB trace.\",\"PeriodicalId\":140647,\"journal\":{\"name\":\"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-07-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2016.105\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2016.105","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种基于1.1 V、65nm CMOS技术的电荷模式自适应共门连续时间线性均衡器(CG-CTLE)。该均衡器采用公共栅极拓扑实现,输入阻抗为50 Ω。它还可以作为电流模式接收器的第一级,并且可以适应变化的信道损耗。因此,需要一个外部终端来避免反射和需要一个反阻抗放大器作为接收器的第一级被消除。在相同的目标输出信号摆幅和功耗下,所提出的CG-CTLE在带宽和误码率(BER)方面都优于CSCTLE。后布局性能结果表明,它的输入阻抗为44.6 Ω,输入参考噪声为19.6√pA/Hz,误码率= 10-13,在7.5英寸FR4 PCB走线上以15 Gbps的数据速率工作时,功耗为13.9 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Integrated Common Gate CTLE Receiver Front End with Charge Mode Adaptation
This work presents a first common gate continuous time linear equalizer (CG-CTLE) with charge mode adaptation in 1.1 V, 65 nm CMOS technology. The proposed equalizer is realized with a common gate topology and offers an input impedance of 50 Ω. It also acts as a first stage of current mode receiver and is made adaptive to varying channel loss. Therefore, the need for an external termination to avoid reflections and the need for a trans-impedance amplifier as receiver's first stage is eliminated. The proposed CG-CTLE is compared with conventional common source (CS) CTLE and it outperforms CSCTLE in terms of bandwidth and bit error rate (BER) for the same targeted output signal swing and power consumption. The post layout performance results show that it offers an input impedance of 44.6 Ω, input referred noise of 19.6 √pA/Hz, BER = 10-13 and consumes 13.9 mW power while operating at a data rate of 15 Gbps over a 7.5 inch FR4 PCB trace.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信