H. Edwards, T. Chatterjee, M. Kassem, G. Gómez, F. Hou, Xiaoju Wu
{"title":"包含光环植入的130纳米以下CMOS中阈值电压波动的器件物理起源和解决方案","authors":"H. Edwards, T. Chatterjee, M. Kassem, G. Gómez, F. Hou, Xiaoju Wu","doi":"10.1109/DCAS.2010.5955031","DOIUrl":null,"url":null,"abstract":"We report a device physics theory and compact model that predicts the threshold voltage mismatch for CMOS transistors using the halo implant. This model is able to fit CMOS VT mismatch across temperature and device geometry, validating the underlying physical argument. Layout and biasing methods are presented and shown to recover part of the matching degradation due to the halo implant.","PeriodicalId":405694,"journal":{"name":"2010 IEEE Dallas Circuits and Systems Workshop","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Device physics origin and solutions to threshold voltage fluctuations in sub 130 nm CMOS incorporating halo implant\",\"authors\":\"H. Edwards, T. Chatterjee, M. Kassem, G. Gómez, F. Hou, Xiaoju Wu\",\"doi\":\"10.1109/DCAS.2010.5955031\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report a device physics theory and compact model that predicts the threshold voltage mismatch for CMOS transistors using the halo implant. This model is able to fit CMOS VT mismatch across temperature and device geometry, validating the underlying physical argument. Layout and biasing methods are presented and shown to recover part of the matching degradation due to the halo implant.\",\"PeriodicalId\":405694,\"journal\":{\"name\":\"2010 IEEE Dallas Circuits and Systems Workshop\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE Dallas Circuits and Systems Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCAS.2010.5955031\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Dallas Circuits and Systems Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCAS.2010.5955031","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Device physics origin and solutions to threshold voltage fluctuations in sub 130 nm CMOS incorporating halo implant
We report a device physics theory and compact model that predicts the threshold voltage mismatch for CMOS transistors using the halo implant. This model is able to fit CMOS VT mismatch across temperature and device geometry, validating the underlying physical argument. Layout and biasing methods are presented and shown to recover part of the matching degradation due to the halo implant.