N. Yoshida, Keping Han, P. Hsu, Matthew Beach, Xinliang Lu, R. Hung, D. Mao, Hao Chen, Wei Tang, Y. Lei, Jing Zhou, A. Noori, M. Jin, Kun Xu, A. Phatak, Shiyu Sun, S. Hassan, S. Gandikota, Chorng-Ping Chang, A. Brand
{"title":"金属栅功函数调制10纳米及以上CMOS集成的阈值电压调谐","authors":"N. Yoshida, Keping Han, P. Hsu, Matthew Beach, Xinliang Lu, R. Hung, D. Mao, Hao Chen, Wei Tang, Y. Lei, Jing Zhou, A. Noori, M. Jin, Kun Xu, A. Phatak, Shiyu Sun, S. Hassan, S. Gandikota, Chorng-Ping Chang, A. Brand","doi":"10.1109/VLSI-TSA.2014.6839647","DOIUrl":null,"url":null,"abstract":"This paper describes a novel scheme of metal gate integration to achieve precise threshold voltage (VTH) control and multiple VTH, by using metal composition and ion implantation (I/I) into work function metal (WFM). Moreover, WFM full fill is demonstrated with in situ barrier metal to satisfy the conductance requirement of sub-10 nm node gate.","PeriodicalId":403085,"journal":{"name":"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Threshold voltage tuning by metal gate work function modulation for 10 nm CMOS integration and beyond\",\"authors\":\"N. Yoshida, Keping Han, P. Hsu, Matthew Beach, Xinliang Lu, R. Hung, D. Mao, Hao Chen, Wei Tang, Y. Lei, Jing Zhou, A. Noori, M. Jin, Kun Xu, A. Phatak, Shiyu Sun, S. Hassan, S. Gandikota, Chorng-Ping Chang, A. Brand\",\"doi\":\"10.1109/VLSI-TSA.2014.6839647\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a novel scheme of metal gate integration to achieve precise threshold voltage (VTH) control and multiple VTH, by using metal composition and ion implantation (I/I) into work function metal (WFM). Moreover, WFM full fill is demonstrated with in situ barrier metal to satisfy the conductance requirement of sub-10 nm node gate.\",\"PeriodicalId\":403085,\"journal\":{\"name\":\"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-04-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-TSA.2014.6839647\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2014.6839647","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Threshold voltage tuning by metal gate work function modulation for 10 nm CMOS integration and beyond
This paper describes a novel scheme of metal gate integration to achieve precise threshold voltage (VTH) control and multiple VTH, by using metal composition and ion implantation (I/I) into work function metal (WFM). Moreover, WFM full fill is demonstrated with in situ barrier metal to satisfy the conductance requirement of sub-10 nm node gate.