H. Ohlsson, B. Mesgarzadeh, K. Johansson, O. Gustafsson, P. Lowenborg, H. Johansson, A. Alvandpour
{"title":"16 GSPS 0.18 μm CMOS单位十进制器Σ Δ-modulation","authors":"H. Ohlsson, B. Mesgarzadeh, K. Johansson, O. Gustafsson, P. Lowenborg, H. Johansson, A. Alvandpour","doi":"10.1109/NORCHP.2004.1423851","DOIUrl":null,"url":null,"abstract":"In this work an implementation of a high-speed decimation Iter for single-bit Σ Δ -modulators is presented. The presented chip is designed in a 0.18 μm CMOS process for 16 GSamples/s with four parallel 4GSamples/s inputs. The 1- tering consists of two stages. After a 1-to-8-demuItiplexer, the rst stage employs a novel architecture and work at a clock frequency of 0.5 GHz while providing a decimation by a factor of 32. In the second stage the remaining decimation by a factor of 4 is performed. A downscaled version with a total decimation of 64 for a 8 GSamples/s Σ Δ -modulator is also included on the chip.","PeriodicalId":208182,"journal":{"name":"Proceedings Norchip Conference, 2004.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 16 GSPS 0.18 μm CMOS decimator for single-bit Σ Δ-modulation\",\"authors\":\"H. Ohlsson, B. Mesgarzadeh, K. Johansson, O. Gustafsson, P. Lowenborg, H. Johansson, A. Alvandpour\",\"doi\":\"10.1109/NORCHP.2004.1423851\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work an implementation of a high-speed decimation Iter for single-bit Σ Δ -modulators is presented. The presented chip is designed in a 0.18 μm CMOS process for 16 GSamples/s with four parallel 4GSamples/s inputs. The 1- tering consists of two stages. After a 1-to-8-demuItiplexer, the rst stage employs a novel architecture and work at a clock frequency of 0.5 GHz while providing a decimation by a factor of 32. In the second stage the remaining decimation by a factor of 4 is performed. A downscaled version with a total decimation of 64 for a 8 GSamples/s Σ Δ -modulator is also included on the chip.\",\"PeriodicalId\":208182,\"journal\":{\"name\":\"Proceedings Norchip Conference, 2004.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Norchip Conference, 2004.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHP.2004.1423851\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Norchip Conference, 2004.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHP.2004.1423851","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 16 GSPS 0.18 μm CMOS decimator for single-bit Σ Δ-modulation
In this work an implementation of a high-speed decimation Iter for single-bit Σ Δ -modulators is presented. The presented chip is designed in a 0.18 μm CMOS process for 16 GSamples/s with four parallel 4GSamples/s inputs. The 1- tering consists of two stages. After a 1-to-8-demuItiplexer, the rst stage employs a novel architecture and work at a clock frequency of 0.5 GHz while providing a decimation by a factor of 32. In the second stage the remaining decimation by a factor of 4 is performed. A downscaled version with a total decimation of 64 for a 8 GSamples/s Σ Δ -modulator is also included on the chip.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
