L. Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wu-chen Wu
{"title":"用于规范设计的基于神经网络的功率估计模拟器","authors":"L. Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wu-chen Wu","doi":"10.1109/EDAPS.2010.5683004","DOIUrl":null,"url":null,"abstract":"This paper forwards a neural network based VLSI power estimation Simulator (NBPE) for VLSI specification design with a graphical user interface developed. The user can enter parameters from VLSI specification such as IO number, frequency, flash depth and parameters on neural network structure such as layer number, learning algorithm etc. This simulator then estimate VLSI's power based on given information. Power estimation results can be used to adjust VLSI specification design before further implementation. Available as an executable code, the simulator can run on various platforms.","PeriodicalId":185326,"journal":{"name":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"NBPE: Neural network based power estimation simulator for specification design\",\"authors\":\"L. Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wu-chen Wu\",\"doi\":\"10.1109/EDAPS.2010.5683004\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper forwards a neural network based VLSI power estimation Simulator (NBPE) for VLSI specification design with a graphical user interface developed. The user can enter parameters from VLSI specification such as IO number, frequency, flash depth and parameters on neural network structure such as layer number, learning algorithm etc. This simulator then estimate VLSI's power based on given information. Power estimation results can be used to adjust VLSI specification design before further implementation. Available as an executable code, the simulator can run on various platforms.\",\"PeriodicalId\":185326,\"journal\":{\"name\":\"2010 IEEE Electrical Design of Advanced Package & Systems Symposium\",\"volume\":\"68 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE Electrical Design of Advanced Package & Systems Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDAPS.2010.5683004\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS.2010.5683004","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
NBPE: Neural network based power estimation simulator for specification design
This paper forwards a neural network based VLSI power estimation Simulator (NBPE) for VLSI specification design with a graphical user interface developed. The user can enter parameters from VLSI specification such as IO number, frequency, flash depth and parameters on neural network structure such as layer number, learning algorithm etc. This simulator then estimate VLSI's power based on given information. Power estimation results can be used to adjust VLSI specification design before further implementation. Available as an executable code, the simulator can run on various platforms.