用于ATM交换的GaAs多路复用芯片

GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995 Pub Date : 1995-10-29 DOI:10.1109/GAAS.1995.528955

J. Jakobsen

{"title":"用于ATM交换的GaAs多路复用芯片","authors":"J. Jakobsen","doi":"10.1109/GAAS.1995.528955","DOIUrl":null,"url":null,"abstract":"This paper describes the design of a GaAs multiplexer chip which can be used for the implementation of an ATM switch fabric. In order to achieve low power, a self-timed FIFO with automatic power off was designed. For high speed and low power a static flip-flop with push-pull output stage was also designed. The chip works at 1.15 GHz, corresponding to a throughput of 10 Gb/s. This is achieved at a power consumption of 1.2 W.","PeriodicalId":422183,"journal":{"name":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"GaAs multiplexer chip for ATM switching\",\"authors\":\"J. Jakobsen\",\"doi\":\"10.1109/GAAS.1995.528955\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the design of a GaAs multiplexer chip which can be used for the implementation of an ATM switch fabric. In order to achieve low power, a self-timed FIFO with automatic power off was designed. For high speed and low power a static flip-flop with push-pull output stage was also designed. The chip works at 1.15 GHz, corresponding to a throughput of 10 Gb/s. This is achieved at a power consumption of 1.2 W.\",\"PeriodicalId\":422183,\"journal\":{\"name\":\"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1995.528955\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1995.528955","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了一种用于实现ATM交换结构的GaAs多路复用芯片的设计。为了实现低功耗，设计了一种自动断电的自定时FIFO。为满足高速低功耗的要求，还设计了一种带推挽输出级的静态触发器。该芯片工作在1.15 GHz，相当于10gb /s的吞吐量。这是在1.2 W的功耗下实现的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

GaAs multiplexer chip for ATM switching

This paper describes the design of a GaAs multiplexer chip which can be used for the implementation of an ATM switch fabric. In order to achieve low power, a self-timed FIFO with automatic power off was designed. For high speed and low power a static flip-flop with push-pull output stage was also designed. The chip works at 1.15 GHz, corresponding to a throughput of 10 Gb/s. This is achieved at a power consumption of 1.2 W.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995

自引率

0.00%

发文量