一种适用于低电压低功率信号处理的新型高性能有源模块

Atul Kumar, B. Chaturvedi, Shafali Jagga
{"title":"一种适用于低电压低功率信号处理的新型高性能有源模块","authors":"Atul Kumar, B. Chaturvedi, Shafali Jagga","doi":"10.1145/3549206.3549320","DOIUrl":null,"url":null,"abstract":"Abstract: In this research paper, a novel low-voltage low-power current follower differential input transconductance amplifier (CFDITA) based on floating gate MOS is presented. The proposed CFDITA has an important feature of electronic controllability with the help of bias current. Moreover, this design is realized with both PMOS and NMOS current mirror structures using floating gate technique. So, another important feature of the design is that it operates in bilateral mode. It is designed at a supply voltage of ± 0.75V and consumes a power of 0.8 mW at 100 μA bias current. All the results provided to verify the device performance are simulated using SPICE with 0.18 μm CMOS technology process parameters. The simulation results confirm the theoretical concepts.","PeriodicalId":199675,"journal":{"name":"Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New High Performance Active Building Block Suitable for Low Voltage Low Power Signal Processing\",\"authors\":\"Atul Kumar, B. Chaturvedi, Shafali Jagga\",\"doi\":\"10.1145/3549206.3549320\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Abstract: In this research paper, a novel low-voltage low-power current follower differential input transconductance amplifier (CFDITA) based on floating gate MOS is presented. The proposed CFDITA has an important feature of electronic controllability with the help of bias current. Moreover, this design is realized with both PMOS and NMOS current mirror structures using floating gate technique. So, another important feature of the design is that it operates in bilateral mode. It is designed at a supply voltage of ± 0.75V and consumes a power of 0.8 mW at 100 μA bias current. All the results provided to verify the device performance are simulated using SPICE with 0.18 μm CMOS technology process parameters. The simulation results confirm the theoretical concepts.\",\"PeriodicalId\":199675,\"journal\":{\"name\":\"Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-08-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3549206.3549320\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3549206.3549320","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

摘要:提出了一种基于浮栅MOS的新型低压低功率电流从动器差分输入跨导放大器(CFDITA)。所提出的CFDITA具有利用偏置电流实现电子可控的重要特性。此外,本设计采用浮栅技术实现了PMOS和NMOS电流反射镜结构。所以,这个设计的另一个重要特点是它在双边模式下工作。电源电压为±0.75V,在100 μA偏置电流下功耗为0.8 mW。采用0.18 μm CMOS工艺参数进行SPICE仿真,验证了器件的性能。仿真结果验证了理论概念。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A New High Performance Active Building Block Suitable for Low Voltage Low Power Signal Processing
Abstract: In this research paper, a novel low-voltage low-power current follower differential input transconductance amplifier (CFDITA) based on floating gate MOS is presented. The proposed CFDITA has an important feature of electronic controllability with the help of bias current. Moreover, this design is realized with both PMOS and NMOS current mirror structures using floating gate technique. So, another important feature of the design is that it operates in bilateral mode. It is designed at a supply voltage of ± 0.75V and consumes a power of 0.8 mW at 100 μA bias current. All the results provided to verify the device performance are simulated using SPICE with 0.18 μm CMOS technology process parameters. The simulation results confirm the theoretical concepts.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信