基于遗传算法的最优时钟倾斜调度与容错拓扑设计

S. Hashemi, N. Masoumi, C. Lucas
{"title":"基于遗传算法的最优时钟倾斜调度与容错拓扑设计","authors":"S. Hashemi, N. Masoumi, C. Lucas","doi":"10.1109/MIXDES.2006.1706632","DOIUrl":null,"url":null,"abstract":"This paper presents an optimal clock skew scheduling tolerant to delay uncertainty by using genetic algorithms. In using genetic algorithm two optimization problems are aimed: 1) clock period minimization and 2) tolerance maximization to the delay uncertainty due to the process and environmental parameters variations (PEPV). Application of the proposed clock skew scheduling and topology design on the test circuits demonstrates clock distribution networks with noticeably improved tolerance to delay uncertainty, up to plusmn20% tolerance to power supply variations is reached and the most critical datapath sensitivity to PEPV is improved by a factor of 7, while the system performance degradation is small","PeriodicalId":318768,"journal":{"name":"Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Optimal Clock Skew Scheduling And Topology Design Tolerant To Delay Uncertainty Using Genetic Algorithms\",\"authors\":\"S. Hashemi, N. Masoumi, C. Lucas\",\"doi\":\"10.1109/MIXDES.2006.1706632\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an optimal clock skew scheduling tolerant to delay uncertainty by using genetic algorithms. In using genetic algorithm two optimization problems are aimed: 1) clock period minimization and 2) tolerance maximization to the delay uncertainty due to the process and environmental parameters variations (PEPV). Application of the proposed clock skew scheduling and topology design on the test circuits demonstrates clock distribution networks with noticeably improved tolerance to delay uncertainty, up to plusmn20% tolerance to power supply variations is reached and the most critical datapath sensitivity to PEPV is improved by a factor of 7, while the system performance degradation is small\",\"PeriodicalId\":318768,\"journal\":{\"name\":\"Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIXDES.2006.1706632\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2006.1706632","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种基于遗传算法的容忍时延不确定性的最优时钟偏差调度方法。遗传算法的两个优化问题是:1)时钟周期的最小化和2)对过程和环境参数变化引起的延迟不确定性的容忍度的最大化。在测试电路上应用所提出的时钟倾斜调度和拓扑设计表明,时钟分配网络对延迟不确定性的容忍度显著提高,对电源变化的容忍度可达20%以上,最关键的数据路径对PEPV的灵敏度提高了7倍,而系统性能下降很小
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Optimal Clock Skew Scheduling And Topology Design Tolerant To Delay Uncertainty Using Genetic Algorithms
This paper presents an optimal clock skew scheduling tolerant to delay uncertainty by using genetic algorithms. In using genetic algorithm two optimization problems are aimed: 1) clock period minimization and 2) tolerance maximization to the delay uncertainty due to the process and environmental parameters variations (PEPV). Application of the proposed clock skew scheduling and topology design on the test circuits demonstrates clock distribution networks with noticeably improved tolerance to delay uncertainty, up to plusmn20% tolerance to power supply variations is reached and the most critical datapath sensitivity to PEPV is improved by a factor of 7, while the system performance degradation is small
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信