M. Gadhiok, R. Hardy, P. Murphy, J. P. Frantz, Hyeokho Choi, Joseph R. Cavallaro
{"title":"一个基于fpga的子卡,用于TI的c6000系列硬盘","authors":"M. Gadhiok, R. Hardy, P. Murphy, J. P. Frantz, Hyeokho Choi, Joseph R. Cavallaro","doi":"10.1109/MSE.2005.19","DOIUrl":null,"url":null,"abstract":"In this paper we present an FPGA-based daughtercard designed for TIs C6000family of DSP starter kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems and hardware software co-design. Students can leverage the DSK-FPGA system for rapid prototyping of signal processing algorithms and to study task-partitioning and system integration. These techniques are becoming increasingly important for system designers as we move to system-on-chip (SoC) devices. The daughtercard hardware is fully functional, and a software package is being developed to provide a seamless communication interface between the DSK and FPGA.","PeriodicalId":136753,"journal":{"name":"2005 IEEE International Conference on Microelectronic Systems Education (MSE'05)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An FPGA-based daughtercard for TI's c6000 family of DSKs\",\"authors\":\"M. Gadhiok, R. Hardy, P. Murphy, J. P. Frantz, Hyeokho Choi, Joseph R. Cavallaro\",\"doi\":\"10.1109/MSE.2005.19\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present an FPGA-based daughtercard designed for TIs C6000family of DSP starter kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems and hardware software co-design. Students can leverage the DSK-FPGA system for rapid prototyping of signal processing algorithms and to study task-partitioning and system integration. These techniques are becoming increasingly important for system designers as we move to system-on-chip (SoC) devices. The daughtercard hardware is fully functional, and a software package is being developed to provide a seamless communication interface between the DSK and FPGA.\",\"PeriodicalId\":136753,\"journal\":{\"name\":\"2005 IEEE International Conference on Microelectronic Systems Education (MSE'05)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE International Conference on Microelectronic Systems Education (MSE'05)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MSE.2005.19\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International Conference on Microelectronic Systems Education (MSE'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2005.19","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An FPGA-based daughtercard for TI's c6000 family of DSKs
In this paper we present an FPGA-based daughtercard designed for TIs C6000family of DSP starter kits (DSKs). The hardware, initially designed for a course project, provides a platform for studying heterogeneous systems and hardware software co-design. Students can leverage the DSK-FPGA system for rapid prototyping of signal processing algorithms and to study task-partitioning and system integration. These techniques are becoming increasingly important for system designers as we move to system-on-chip (SoC) devices. The daughtercard hardware is fully functional, and a software package is being developed to provide a seamless communication interface between the DSK and FPGA.