一种基于“飞加法器”结构的高分辨率频率和相位合成新方法

H. Gharaee, E. Tathesari
{"title":"一种基于“飞加法器”结构的高分辨率频率和相位合成新方法","authors":"H. Gharaee, E. Tathesari","doi":"10.1109/SMELEC.2006.380684","DOIUrl":null,"url":null,"abstract":"High speed electronic systems demand frequency synthesizer of high resolution, wide bandwidth and fast switching speed. The \"Flying-Adder\" architecture is a frequency and phase synthesis technique that is based on a VCO of multiple delay stages. This Flying-Adder is implemented in Quartus software which its result shows that the highest frequency is about 83 MHz, when VCO oscillates at 5.2 MHz. In some cases, this architecture has a barrier of inherent jitter on the output frequency. In this brief, a new method is proposed for eliminating such jitter problem. This method is caused to achieve exact phase and frequency. This design is implemented in Quartus software with EP1K30QC208-1 device from ACEX IK series. When VCO is running at 0.651-10 MHz high resolution output frequency is achieved.","PeriodicalId":136703,"journal":{"name":"2006 IEEE International Conference on Semiconductor Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A New High Resolution Frequency and Phase Synthesis Method based on `Flying-Adder' Architecture\",\"authors\":\"H. Gharaee, E. Tathesari\",\"doi\":\"10.1109/SMELEC.2006.380684\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High speed electronic systems demand frequency synthesizer of high resolution, wide bandwidth and fast switching speed. The \\\"Flying-Adder\\\" architecture is a frequency and phase synthesis technique that is based on a VCO of multiple delay stages. This Flying-Adder is implemented in Quartus software which its result shows that the highest frequency is about 83 MHz, when VCO oscillates at 5.2 MHz. In some cases, this architecture has a barrier of inherent jitter on the output frequency. In this brief, a new method is proposed for eliminating such jitter problem. This method is caused to achieve exact phase and frequency. This design is implemented in Quartus software with EP1K30QC208-1 device from ACEX IK series. When VCO is running at 0.651-10 MHz high resolution output frequency is achieved.\",\"PeriodicalId\":136703,\"journal\":{\"name\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMELEC.2006.380684\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on Semiconductor Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2006.380684","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

高速电子系统要求频率合成器具有高分辨率、宽带宽和快切换速度。“飞行加法器”架构是一种基于多个延迟级的VCO的频率和相位合成技术。该飞加法器在Quartus软件中实现,结果表明,当VCO振荡频率为5.2 MHz时,最高频率约为83 MHz。在某些情况下,这种结构在输出频率上有固有抖动的障碍。本文提出了一种消除这种抖动问题的新方法。这种方法可以实现精确的相位和频率。本设计采用ACEX IK系列的EP1K30QC208-1器件在Quartus软件中实现。当VCO工作在0.651-10 MHz时,可实现高分辨率输出频率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A New High Resolution Frequency and Phase Synthesis Method based on `Flying-Adder' Architecture
High speed electronic systems demand frequency synthesizer of high resolution, wide bandwidth and fast switching speed. The "Flying-Adder" architecture is a frequency and phase synthesis technique that is based on a VCO of multiple delay stages. This Flying-Adder is implemented in Quartus software which its result shows that the highest frequency is about 83 MHz, when VCO oscillates at 5.2 MHz. In some cases, this architecture has a barrier of inherent jitter on the output frequency. In this brief, a new method is proposed for eliminating such jitter problem. This method is caused to achieve exact phase and frequency. This design is implemented in Quartus software with EP1K30QC208-1 device from ACEX IK series. When VCO is running at 0.651-10 MHz high resolution output frequency is achieved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信