集成接口-基于fpga项目的通用通信接口

A. Piotrowski, S. Tarnowski, G. Jablonski, A. Napieralski
{"title":"集成接口-基于fpga项目的通用通信接口","authors":"A. Piotrowski, S. Tarnowski, G. Jablonski, A. Napieralski","doi":"10.1109/MIXDES.2007.4286131","DOIUrl":null,"url":null,"abstract":"During the development process it is very important to assure reliable communication between individual parts of the system. In a special case, when the system is implemented in the FPGA chip, possible solution of communication problem encompass not only ready-made solutions but also especially designed interfaces adapted to specific projects. This paper highlights Integral Interface -universal communication interface for applications in FPGA chip. In addition, presented paper describes specialized program that automatically generates VHDL source code for an interface and supplementary components.","PeriodicalId":310187,"journal":{"name":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","volume":"140 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Integral Interface - Universal Communication Interface for FPGA-Based Projects\",\"authors\":\"A. Piotrowski, S. Tarnowski, G. Jablonski, A. Napieralski\",\"doi\":\"10.1109/MIXDES.2007.4286131\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"During the development process it is very important to assure reliable communication between individual parts of the system. In a special case, when the system is implemented in the FPGA chip, possible solution of communication problem encompass not only ready-made solutions but also especially designed interfaces adapted to specific projects. This paper highlights Integral Interface -universal communication interface for applications in FPGA chip. In addition, presented paper describes specialized program that automatically generates VHDL source code for an interface and supplementary components.\",\"PeriodicalId\":310187,\"journal\":{\"name\":\"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems\",\"volume\":\"140 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIXDES.2007.4286131\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2007.4286131","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

在开发过程中,确保系统各个部分之间的可靠通信是非常重要的。在特殊情况下,当系统在FPGA芯片上实现时,可能的通信问题解决方案不仅包括现成的解决方案,还包括针对特定项目专门设计的接口。本文重点介绍了集成接口——用于FPGA芯片的通用通信接口。此外,本文还介绍了自动生成VHDL源代码的专用程序。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Integral Interface - Universal Communication Interface for FPGA-Based Projects
During the development process it is very important to assure reliable communication between individual parts of the system. In a special case, when the system is implemented in the FPGA chip, possible solution of communication problem encompass not only ready-made solutions but also especially designed interfaces adapted to specific projects. This paper highlights Integral Interface -universal communication interface for applications in FPGA chip. In addition, presented paper describes specialized program that automatically generates VHDL source code for an interface and supplementary components.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信