功率限制时代的GPU设计

Brucek Khailany
{"title":"功率限制时代的GPU设计","authors":"Brucek Khailany","doi":"10.1109/MSE.2013.6566707","DOIUrl":null,"url":null,"abstract":"As we enter this era of power-limited computing with GPUs playing a leading role in parallel processor architecture, interesting design challenges need to be faced and new tradeoffs need to be considered. For example, aggressively reducing operating voltage closer to threshold has been proposed as one way to overcome power limitations. However, this approach can introduce complications related to variation-related effects and yield issues, power delivery losses at low voltage, and significant degradations in performance per mm2. Alternative approaches to improving power efficiency include micro-architectural techniques for eliminating wasteful energy in data and instruction operand delivery on-chip, particularly in the presence of data parallelism. Many of these and other techniques will play a key part in continuing to scale GPU performance in the presence of power dissipation limitations in future technologies.","PeriodicalId":333289,"journal":{"name":"2013 IEEE International Conference on Microelectronic Systems Education (MSE)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"GPU design in a power-limited era\",\"authors\":\"Brucek Khailany\",\"doi\":\"10.1109/MSE.2013.6566707\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As we enter this era of power-limited computing with GPUs playing a leading role in parallel processor architecture, interesting design challenges need to be faced and new tradeoffs need to be considered. For example, aggressively reducing operating voltage closer to threshold has been proposed as one way to overcome power limitations. However, this approach can introduce complications related to variation-related effects and yield issues, power delivery losses at low voltage, and significant degradations in performance per mm2. Alternative approaches to improving power efficiency include micro-architectural techniques for eliminating wasteful energy in data and instruction operand delivery on-chip, particularly in the presence of data parallelism. Many of these and other techniques will play a key part in continuing to scale GPU performance in the presence of power dissipation limitations in future technologies.\",\"PeriodicalId\":333289,\"journal\":{\"name\":\"2013 IEEE International Conference on Microelectronic Systems Education (MSE)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Conference on Microelectronic Systems Education (MSE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MSE.2013.6566707\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference on Microelectronic Systems Education (MSE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2013.6566707","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

随着gpu在并行处理器架构中发挥主导作用,我们进入了功耗限制计算的时代,需要面对有趣的设计挑战,并需要考虑新的权衡。例如,积极降低工作电压接近阈值已被提出作为克服功率限制的一种方法。然而,这种方法可能会引入与变化相关的影响和良率问题、低电压下的功率传输损失以及每平方毫米性能的显著下降相关的并发症。提高功率效率的替代方法包括微架构技术,用于消除芯片上数据和指令操作数传输中的能源浪费,特别是在数据并行性存在的情况下。在未来技术的功耗限制下,这些技术和其他技术将在继续扩展GPU性能方面发挥关键作用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
GPU design in a power-limited era
As we enter this era of power-limited computing with GPUs playing a leading role in parallel processor architecture, interesting design challenges need to be faced and new tradeoffs need to be considered. For example, aggressively reducing operating voltage closer to threshold has been proposed as one way to overcome power limitations. However, this approach can introduce complications related to variation-related effects and yield issues, power delivery losses at low voltage, and significant degradations in performance per mm2. Alternative approaches to improving power efficiency include micro-architectural techniques for eliminating wasteful energy in data and instruction operand delivery on-chip, particularly in the presence of data parallelism. Many of these and other techniques will play a key part in continuing to scale GPU performance in the presence of power dissipation limitations in future technologies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信