T. Kwon, S. Haynie, A. Sadovnikov, P. Allard, J. Strout, A. Strachan
{"title":"0.25μm, 20V高性能互补双极晶体管,具有双EPI和氧化物填充深沟槽隔离,用于高频DC-DC转换器","authors":"T. Kwon, S. Haynie, A. Sadovnikov, P. Allard, J. Strout, A. Strachan","doi":"10.1109/ISPSD.2011.5890818","DOIUrl":null,"url":null,"abstract":"Power supply designers must increase the switching frequency of converters to meet industry demands for small sizes. In order to handle high switching frequency, a closed-loop DC-DC converter needs a high-speed error amplifier with low Rdson.Qg LDMOS power switches. In this paper, 0.25um, 20V high performance complementary bipolar transistors were developed for the high-speed error amplifier design. Dual epi was used to suppress parasitic bipolar behavior that leads to a latch-up. Also, an oxide-filled deep trench isolation was used to minimize parasitic capacitance. As a result, robust 5GHz NPN and 3GHz PNP transistors were integrated with a low Rdson.Qg LDMOS.","PeriodicalId":132504,"journal":{"name":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"0.25μm, 20V high performance complementary bipolar transistor with dual EPI and oxide-filled deep trench isolation for high frequency DC-DC converters\",\"authors\":\"T. Kwon, S. Haynie, A. Sadovnikov, P. Allard, J. Strout, A. Strachan\",\"doi\":\"10.1109/ISPSD.2011.5890818\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Power supply designers must increase the switching frequency of converters to meet industry demands for small sizes. In order to handle high switching frequency, a closed-loop DC-DC converter needs a high-speed error amplifier with low Rdson.Qg LDMOS power switches. In this paper, 0.25um, 20V high performance complementary bipolar transistors were developed for the high-speed error amplifier design. Dual epi was used to suppress parasitic bipolar behavior that leads to a latch-up. Also, an oxide-filled deep trench isolation was used to minimize parasitic capacitance. As a result, robust 5GHz NPN and 3GHz PNP transistors were integrated with a low Rdson.Qg LDMOS.\",\"PeriodicalId\":132504,\"journal\":{\"name\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2011.5890818\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2011.5890818","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
0.25μm, 20V high performance complementary bipolar transistor with dual EPI and oxide-filled deep trench isolation for high frequency DC-DC converters
Power supply designers must increase the switching frequency of converters to meet industry demands for small sizes. In order to handle high switching frequency, a closed-loop DC-DC converter needs a high-speed error amplifier with low Rdson.Qg LDMOS power switches. In this paper, 0.25um, 20V high performance complementary bipolar transistors were developed for the high-speed error amplifier design. Dual epi was used to suppress parasitic bipolar behavior that leads to a latch-up. Also, an oxide-filled deep trench isolation was used to minimize parasitic capacitance. As a result, robust 5GHz NPN and 3GHz PNP transistors were integrated with a low Rdson.Qg LDMOS.