S. Fathololoumi, C. Malouin, D. Hui, K. Al-Hemyari, K. Nguyen, P. Seddighian, Yen-Jung Chen, Ye Wang, Aidong Yan, R. Defrees, T. Liljeberg, L. Liao
{"title":"用于计算结构连接的高集成4tbps硅光子IC","authors":"S. Fathololoumi, C. Malouin, D. Hui, K. Al-Hemyari, K. Nguyen, P. Seddighian, Yen-Jung Chen, Ye Wang, Aidong Yan, R. Defrees, T. Liljeberg, L. Liao","doi":"10.1109/HOTI55740.2022.00016","DOIUrl":null,"url":null,"abstract":"In this work we present the design and performance of a high bandwidth, low power, low latency, and high-density Silicon Photonic integrated circuit (SiPIC) for compute interconnects. The SiPIC has more than 4 Tbps bandwidth over eight standard single mode fiber pairs. Each fiber pair carries eight DWDM transmit and receive channels operating at 32 Gbps NRZ. We integrate all photonic components and functions including lasers, semiconductor optical amplifiers (SOAs), modulators, photodetectors, spot size convertors and V-grooves onto a single silicon die. Device design and performance details are discussed.","PeriodicalId":115402,"journal":{"name":"2022 IEEE Symposium on High-Performance Interconnects (HOTI)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Highly Integrated 4 Tbps Silicon Photonic IC for Compute Fabric Connectivity\",\"authors\":\"S. Fathololoumi, C. Malouin, D. Hui, K. Al-Hemyari, K. Nguyen, P. Seddighian, Yen-Jung Chen, Ye Wang, Aidong Yan, R. Defrees, T. Liljeberg, L. Liao\",\"doi\":\"10.1109/HOTI55740.2022.00016\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work we present the design and performance of a high bandwidth, low power, low latency, and high-density Silicon Photonic integrated circuit (SiPIC) for compute interconnects. The SiPIC has more than 4 Tbps bandwidth over eight standard single mode fiber pairs. Each fiber pair carries eight DWDM transmit and receive channels operating at 32 Gbps NRZ. We integrate all photonic components and functions including lasers, semiconductor optical amplifiers (SOAs), modulators, photodetectors, spot size convertors and V-grooves onto a single silicon die. Device design and performance details are discussed.\",\"PeriodicalId\":115402,\"journal\":{\"name\":\"2022 IEEE Symposium on High-Performance Interconnects (HOTI)\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Symposium on High-Performance Interconnects (HOTI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HOTI55740.2022.00016\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Symposium on High-Performance Interconnects (HOTI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTI55740.2022.00016","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Highly Integrated 4 Tbps Silicon Photonic IC for Compute Fabric Connectivity
In this work we present the design and performance of a high bandwidth, low power, low latency, and high-density Silicon Photonic integrated circuit (SiPIC) for compute interconnects. The SiPIC has more than 4 Tbps bandwidth over eight standard single mode fiber pairs. Each fiber pair carries eight DWDM transmit and receive channels operating at 32 Gbps NRZ. We integrate all photonic components and functions including lasers, semiconductor optical amplifiers (SOAs), modulators, photodetectors, spot size convertors and V-grooves onto a single silicon die. Device design and performance details are discussed.