1.0 V GHz范围0.13 /spl mu/m CMOS频率合成器

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169) Pub Date : 2001-05-06 DOI:10.1109/CICC.2001.929792

Lizhong Sun, D. Nelson

{"title":"1.0 V GHz范围0.13 /spl mu/m CMOS频率合成器","authors":"Lizhong Sun, D. Nelson","doi":"10.1109/CICC.2001.929792","DOIUrl":null,"url":null,"abstract":"A 0.13 /spl mu/m CMOS user programmable PLL frequency synthesizer is designed to operate at low voltage (1.0-1.8 V) and cover a wide range of operating frequencies for multiple applications. This design incorporates low voltage circuits and a digital auto-trimming scheme which calibrates the center frequency of the VCO and limits the VCO gain variation for stability and reduced jitter over all process and temperature conditions. The maximum frequency is 1.25 GHz and 2.85 GHz at 1.0 V and 1.8 V supply voltages, respectively. Period jitter at 1 GHz output is 4.9 ps (r.m.s.) and 45.8 ps (p-p) with a power consumption of 3.9 mW for 1.0 V supply.","PeriodicalId":101717,"journal":{"name":"Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 1.0 V GHz range 0.13 /spl mu/m CMOS frequency synthesizer\",\"authors\":\"Lizhong Sun, D. Nelson\",\"doi\":\"10.1109/CICC.2001.929792\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 0.13 /spl mu/m CMOS user programmable PLL frequency synthesizer is designed to operate at low voltage (1.0-1.8 V) and cover a wide range of operating frequencies for multiple applications. This design incorporates low voltage circuits and a digital auto-trimming scheme which calibrates the center frequency of the VCO and limits the VCO gain variation for stability and reduced jitter over all process and temperature conditions. The maximum frequency is 1.25 GHz and 2.85 GHz at 1.0 V and 1.8 V supply voltages, respectively. Period jitter at 1 GHz output is 4.9 ps (r.m.s.) and 45.8 ps (p-p) with a power consumption of 3.9 mW for 1.0 V supply.\",\"PeriodicalId\":101717,\"journal\":{\"name\":\"Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-05-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2001.929792\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2001.929792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 7

摘要

一个0.13 /spl mu/m的CMOS用户可编程锁相环频率合成器设计在低电压(1.0-1.8 V)下工作，覆盖广泛的工作频率范围，适用于多种应用。该设计集成了低压电路和数字自动修整方案，该方案可校准VCO的中心频率，并限制VCO增益变化，以在所有工艺和温度条件下保持稳定性并减少抖动。供电电压为1.0 V和1.8 V时，最高频率分别为1.25 GHz和2.85 GHz。1 GHz输出时的周期抖动为4.9 ps (r.m.s.)和45.8 ps (p-p)， 1.0 V电源时功耗为3.9 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1.0 V GHz range 0.13 /spl mu/m CMOS frequency synthesizer

A 0.13 /spl mu/m CMOS user programmable PLL frequency synthesizer is designed to operate at low voltage (1.0-1.8 V) and cover a wide range of operating frequencies for multiple applications. This design incorporates low voltage circuits and a digital auto-trimming scheme which calibrates the center frequency of the VCO and limits the VCO gain variation for stability and reduced jitter over all process and temperature conditions. The maximum frequency is 1.25 GHz and 2.85 GHz at 1.0 V and 1.8 V supply voltages, respectively. Period jitter at 1 GHz output is 4.9 ps (r.m.s.) and 45.8 ps (p-p) with a power consumption of 3.9 mW for 1.0 V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)

自引率

0.00%

发文量