多晶硅/金属电容器在先进器件制造中的集成

A. Yin, J. White, A. Karroy, Chun Hu
{"title":"多晶硅/金属电容器在先进器件制造中的集成","authors":"A. Yin, J. White, A. Karroy, Chun Hu","doi":"10.1109/ICSICT.1998.785821","DOIUrl":null,"url":null,"abstract":"Polycide/metal capacitors with high unit area capacitance and high linearity are successfully integrated into submicron CMOS device fabrication. The capacitor implementation is modular and low cost: the capacitor dielectric is deposited at low temperature and only one additional mask is needed for patterning the capacitor top plate. High voltage-capacitance linearity is obtained for the TEOS oxide capacitors of the capacitance density at 1 fF/spl mu/m/sup 2/, with the linear voltage coefficient of capacitance LVCC <5 ppm/V and the quadratic voltage coefficient of capacitance QVCC<2 ppm/V/sup 2/. For the nitride capacitors, 1.5 fF//spl mu/m/sup 2/ unit area capacitance is obtained with the LVCC <70 ppm/V and the QVCC <20 ppm/V/sup 2/.","PeriodicalId":286980,"journal":{"name":"1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-10-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Integration of polycide/metal capacitors in advanced device fabrication\",\"authors\":\"A. Yin, J. White, A. Karroy, Chun Hu\",\"doi\":\"10.1109/ICSICT.1998.785821\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Polycide/metal capacitors with high unit area capacitance and high linearity are successfully integrated into submicron CMOS device fabrication. The capacitor implementation is modular and low cost: the capacitor dielectric is deposited at low temperature and only one additional mask is needed for patterning the capacitor top plate. High voltage-capacitance linearity is obtained for the TEOS oxide capacitors of the capacitance density at 1 fF/spl mu/m/sup 2/, with the linear voltage coefficient of capacitance LVCC <5 ppm/V and the quadratic voltage coefficient of capacitance QVCC<2 ppm/V/sup 2/. For the nitride capacitors, 1.5 fF//spl mu/m/sup 2/ unit area capacitance is obtained with the LVCC <70 ppm/V and the QVCC <20 ppm/V/sup 2/.\",\"PeriodicalId\":286980,\"journal\":{\"name\":\"1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-10-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSICT.1998.785821\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT.1998.785821","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

具有高单位面积电容和高线性度的多晶硅/金属电容器成功集成到亚微米CMOS器件制造中。电容器的实现是模块化和低成本的:电容器电介质在低温下沉积,并且只需要一个额外的掩模来对电容器顶板进行图案化。电容密度为1 fF/spl mu/m/sup 2/时的TEOS氧化物电容器获得了较高的电压-电容线性度,电容线性电压系数LVCC <5 ppm/V,二次电压系数QVCC<2 ppm/V/sup 2/。对于氮化电容器,在LVCC <70 ppm/V和QVCC <20 ppm/V/sup /时,获得1.5 fF//spl mu/m/sup / 2/单位面积电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Integration of polycide/metal capacitors in advanced device fabrication
Polycide/metal capacitors with high unit area capacitance and high linearity are successfully integrated into submicron CMOS device fabrication. The capacitor implementation is modular and low cost: the capacitor dielectric is deposited at low temperature and only one additional mask is needed for patterning the capacitor top plate. High voltage-capacitance linearity is obtained for the TEOS oxide capacitors of the capacitance density at 1 fF/spl mu/m/sup 2/, with the linear voltage coefficient of capacitance LVCC <5 ppm/V and the quadratic voltage coefficient of capacitance QVCC<2 ppm/V/sup 2/. For the nitride capacitors, 1.5 fF//spl mu/m/sup 2/ unit area capacitance is obtained with the LVCC <70 ppm/V and the QVCC <20 ppm/V/sup 2/.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信