一种新型的2.4 ~ 3.6 GHz宽带次谐波注入锁相环,具有自适应对准注入定时

Zhao Zhang, Liyuan Liu, N. Wu
{"title":"一种新型的2.4 ~ 3.6 GHz宽带次谐波注入锁相环,具有自适应对准注入定时","authors":"Zhao Zhang, Liyuan Liu, N. Wu","doi":"10.1109/ASSCC.2014.7008937","DOIUrl":null,"url":null,"abstract":"A novel wideband subharmonically injection-locked PLL (SILPLL) is proposed. It adopts a new injection timing alignment technique to adjust injection timing adaptively in wide range of the output clock frequency. A proposed pulse generator is used for half-integral injection to relax the trade-off between phase-noise of SILPLL and output frequency resolution. The SILPLL is implemented in 65 nm 1P9M CMOS process. It consumes 9.1mW from a 1.2V supply and occupies an active core area of 1×0.6 mm2. The measured output frequency range is 2.4~3.6GHz and the rms jitter integrated from 1kHz to 30MHz is 146fs when output frequency is 3GHz.","PeriodicalId":161031,"journal":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A novel 2.4-to-3.6 GHz wideband subharmonically injection-locked PLL with adaptively-aligned injection timing\",\"authors\":\"Zhao Zhang, Liyuan Liu, N. Wu\",\"doi\":\"10.1109/ASSCC.2014.7008937\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel wideband subharmonically injection-locked PLL (SILPLL) is proposed. It adopts a new injection timing alignment technique to adjust injection timing adaptively in wide range of the output clock frequency. A proposed pulse generator is used for half-integral injection to relax the trade-off between phase-noise of SILPLL and output frequency resolution. The SILPLL is implemented in 65 nm 1P9M CMOS process. It consumes 9.1mW from a 1.2V supply and occupies an active core area of 1×0.6 mm2. The measured output frequency range is 2.4~3.6GHz and the rms jitter integrated from 1kHz to 30MHz is 146fs when output frequency is 3GHz.\",\"PeriodicalId\":161031,\"journal\":{\"name\":\"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2014.7008937\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2014.7008937","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

提出了一种新型宽带次谐波注入锁相环(SILPLL)。它采用了一种新的注入定时对准技术,在输出时钟频率的大范围内自适应调整注入定时。提出了一种脉冲发生器用于半积分注入,以缓解SILPLL的相位噪声与输出频率分辨率之间的权衡。该SILPLL采用65nm 1P9M CMOS工艺实现。它从1.2V电源消耗9.1mW,占用的有效核心面积为1×0.6 mm2。测量的输出频率范围为2.4~3.6GHz,当输出频率为3GHz时,从1kHz到30MHz的积分抖动有效值为146fs。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A novel 2.4-to-3.6 GHz wideband subharmonically injection-locked PLL with adaptively-aligned injection timing
A novel wideband subharmonically injection-locked PLL (SILPLL) is proposed. It adopts a new injection timing alignment technique to adjust injection timing adaptively in wide range of the output clock frequency. A proposed pulse generator is used for half-integral injection to relax the trade-off between phase-noise of SILPLL and output frequency resolution. The SILPLL is implemented in 65 nm 1P9M CMOS process. It consumes 9.1mW from a 1.2V supply and occupies an active core area of 1×0.6 mm2. The measured output frequency range is 2.4~3.6GHz and the rms jitter integrated from 1kHz to 30MHz is 146fs when output frequency is 3GHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信