W. Jung, Jinhyung Lee, Kwangho Lee, Hyojun Kim, D. Jeong
{"title":"一个8.4Gb/s低功率发射机，1.66 pJ/b，使用40:1串行器用于DisplayPort接口","authors":"W. Jung, Jinhyung Lee, Kwangho Lee, Hyojun Kim, D. Jeong","doi":"10.1109/ISOCC50952.2020.9333028","DOIUrl":null,"url":null,"abstract":"This paper presents the design of the 8.4Gb/s transmitter with a two-tap feed-forward equalizer (FFE) and a 40:1 serializer. The transmitter includes an all-digital phased-locked-loop (ADPLL), a pre-driver and a driver. The simple architecture of the 5:1 serializer achieves low-power consumption by eliminating delay line buffers used to secure timing margin and the selection generator in the conventional 5:1 serializers. The prototype is fabricated in a 40-nm CMOS technology. It offers 72.5-ps eye width, which is 61% of the unit interval and exhibits energy efficiency of 1.66 pJ/bit at 8.4Gb/s.","PeriodicalId":270577,"journal":{"name":"2020 International SoC Design Conference (ISOCC)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 8.4Gb/s Low Power Transmitter with 1.66 pJ/b using 40:1 Serializer for DisplayPort Interface\",\"authors\":\"W. Jung, Jinhyung Lee, Kwangho Lee, Hyojun Kim, D. Jeong\",\"doi\":\"10.1109/ISOCC50952.2020.9333028\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design of the 8.4Gb/s transmitter with a two-tap feed-forward equalizer (FFE) and a 40:1 serializer. The transmitter includes an all-digital phased-locked-loop (ADPLL), a pre-driver and a driver. The simple architecture of the 5:1 serializer achieves low-power consumption by eliminating delay line buffers used to secure timing margin and the selection generator in the conventional 5:1 serializers. The prototype is fabricated in a 40-nm CMOS technology. It offers 72.5-ps eye width, which is 61% of the unit interval and exhibits energy efficiency of 1.66 pJ/bit at 8.4Gb/s.\",\"PeriodicalId\":270577,\"journal\":{\"name\":\"2020 International SoC Design Conference (ISOCC)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-10-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC50952.2020.9333028\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC50952.2020.9333028","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 8.4Gb/s Low Power Transmitter with 1.66 pJ/b using 40:1 Serializer for DisplayPort Interface
This paper presents the design of the 8.4Gb/s transmitter with a two-tap feed-forward equalizer (FFE) and a 40:1 serializer. The transmitter includes an all-digital phased-locked-loop (ADPLL), a pre-driver and a driver. The simple architecture of the 5:1 serializer achieves low-power consumption by eliminating delay line buffers used to secure timing margin and the selection generator in the conventional 5:1 serializers. The prototype is fabricated in a 40-nm CMOS technology. It offers 72.5-ps eye width, which is 61% of the unit interval and exhibits energy efficiency of 1.66 pJ/bit at 8.4Gb/s.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
