D. Ponton, G. Knoblinger, A. Roithmeier, M. Tiebout, M. Fulde, P. Palestri
{"title":"技术规模对lc - vco性能影响的评估","authors":"D. Ponton, G. Knoblinger, A. Roithmeier, M. Tiebout, M. Fulde, P. Palestri","doi":"10.1109/ESSDERC.2009.5331398","DOIUrl":null,"url":null,"abstract":"This paper analyzes the scaling of LC Voltage Controlled Oscillator (LC-VCO) implemented in advanced Planar CMOS technologies. An LC-VCO for GSM applications, has been designed in state-of-the-art 45/40nm and 32nm CMOS technologies, exploiting different Front- and Back-End Of Line (FEOL/BEOL) options. The designs are compared with each other and with recent literature in terms of power and Phase-Noise performance.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Assessment of the impact of technology scaling on the performance of LC-VCOs\",\"authors\":\"D. Ponton, G. Knoblinger, A. Roithmeier, M. Tiebout, M. Fulde, P. Palestri\",\"doi\":\"10.1109/ESSDERC.2009.5331398\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper analyzes the scaling of LC Voltage Controlled Oscillator (LC-VCO) implemented in advanced Planar CMOS technologies. An LC-VCO for GSM applications, has been designed in state-of-the-art 45/40nm and 32nm CMOS technologies, exploiting different Front- and Back-End Of Line (FEOL/BEOL) options. The designs are compared with each other and with recent literature in terms of power and Phase-Noise performance.\",\"PeriodicalId\":258889,\"journal\":{\"name\":\"2009 Proceedings of ESSCIRC\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-11-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 Proceedings of ESSCIRC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSDERC.2009.5331398\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2009.5331398","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Assessment of the impact of technology scaling on the performance of LC-VCOs
This paper analyzes the scaling of LC Voltage Controlled Oscillator (LC-VCO) implemented in advanced Planar CMOS technologies. An LC-VCO for GSM applications, has been designed in state-of-the-art 45/40nm and 32nm CMOS technologies, exploiting different Front- and Back-End Of Line (FEOL/BEOL) options. The designs are compared with each other and with recent literature in terms of power and Phase-Noise performance.