{"title":"改进了功率脚DfT测试监控电路","authors":"R. Schuttert, F. Jong, B. Kup","doi":"10.1109/VTS.2002.1011163","DOIUrl":null,"url":null,"abstract":"The power pin monitor cell developed by Philips was a significant step in solving the problem of detecting open power pins in paralleled power pin IC designs. This paper present an improved monitor cell design that provides better detection and it is further enhanced by the addition of an improved boundary scan control mechanism. Extensive trials confirm the cell performance and the presented results are analysed and discussed The cells were observed and controlled using an IEEE Std 1149.1 TAP controller.","PeriodicalId":237007,"journal":{"name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Improved test monitor circuit in power pin DfT\",\"authors\":\"R. Schuttert, F. Jong, B. Kup\",\"doi\":\"10.1109/VTS.2002.1011163\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The power pin monitor cell developed by Philips was a significant step in solving the problem of detecting open power pins in paralleled power pin IC designs. This paper present an improved monitor cell design that provides better detection and it is further enhanced by the addition of an improved boundary scan control mechanism. Extensive trials confirm the cell performance and the presented results are analysed and discussed The cells were observed and controlled using an IEEE Std 1149.1 TAP controller.\",\"PeriodicalId\":237007,\"journal\":{\"name\":\"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-04-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTS.2002.1011163\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2002.1011163","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The power pin monitor cell developed by Philips was a significant step in solving the problem of detecting open power pins in paralleled power pin IC designs. This paper present an improved monitor cell design that provides better detection and it is further enhanced by the addition of an improved boundary scan control mechanism. Extensive trials confirm the cell performance and the presented results are analysed and discussed The cells were observed and controlled using an IEEE Std 1149.1 TAP controller.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
